Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PD46184095BF1-E33Y-EQ1 Datasheet(PDF) 5 Page - Renesas Technology Corp

Part # PD46184095BF1-E33Y-EQ1
Description  18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

PD46184095BF1-E33Y-EQ1 Datasheet(HTML) 5 Page - Renesas Technology Corp

  PD46184095BF1-E33Y-EQ1 Datasheet HTML 1Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 2Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 3Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 4Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 5Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 6Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 7Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 8Page - Renesas Technology Corp PD46184095BF1-E33Y-EQ1 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 34 page
background image
μPD46184095B, μPD46184185B
R10DS0115EJ0200 Rev.2.00
Page 5 of 34
Nov 09, 2012
Pin Description
(1/2)
Symbol
Type
Description
A
Input
Synchronous Address Inputs: These inputs are registered and must meet the setup and hold
times around the rising edge of K. All transactions operate on a burst of two words (one
clock period of bus activity). These inputs are ignored when device is deselected, i.e., NOP
(LD# = HIGH).
D0 to Dxx
Input
Synchronous Data Inputs: Input data must meet setup and hold times around the rising
edges of K and K# during WRITE operations. See Pin Arrangement for ball site location of
individual signals.
X9 device uses D0 to D8.
X18 device uses D0 to D17.
Q0 to Qxx
Output
Synchronous Data Outputs: Output data is synchronized to the respective C and C# or to K
and K# rising edges if C and C# are tied HIGH. Data is output in synchronization with C and
C# (or K and K#), depending on the LD# and R, W# command. See Pin Arrangement for
ball site location of individual signals.
X9 device uses Q0 to Q8.
x18 device uses Q0 to Q17.
LD#
Input
Synchronous Load: This input is brought LOW when a bus cycle sequence is to be defined.
This definition includes address and read/write direction. All transactions operate on a burst
of 2 data (one clock period of bus activity).
R, W#
Input
Synchronous Read/Write Input: When LD# is LOW, this input designates the access type
(READ when R, W# is HIGH, WRITE when R, W# is LOW) for the loaded address. R, W#
must meet the setup and hold times around the rising edge of K.
BWx#
Input
Synchronous Byte Writes: When LOW these inputs cause their respective byte to be
registered and written during WRITE cycles. These signals must meet setup and hold times
around the rising edges of K and K# for each of the two rising edges comprising the WRITE
cycle. See Pin Arrangement for signal to data relationships.
X9 device uses BW0#.
x18 device uses BW0#, BW1#.
See Byte Write Operation for relation between BWx# and Dxx.
K, K#
Input
Input Clock: This input clock pair registers address and control inputs on the rising edge of
K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180
degrees out of phase with K. All synchronous inputs must meet setup and hold times around
the clock rising edges.
C, C#
Input
Output Clock: This clock pair provides a user controlled means of tuning device output data.
The rising edge of C# is used as the output timing reference for first output data. The rising
edge of C is used as the output reference for second output data. Ideally, #C is 180 degrees
out of phase with C. When use of K and K# as the reference instead of C and C#, then fixed
C and C# to HIGH. Operation cannot be guaranteed unless C and C# are fixed to HIGH
(i.e. toggle of C and C#)


Similar Part No. - PD46184095BF1-E33Y-EQ1

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
PD46184095B RENESAS-PD46184095B_15 Datasheet
601Kb / 34P
   18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
More results

Similar Description - PD46184095BF1-E33Y-EQ1

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
PD44164095B RENESAS-PD44164095B_15 Datasheet
480Kb / 35P
   18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD46184095B RENESAS-UPD46184095B Datasheet
601Kb / 34P
   18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
Nov 09, 2012
PD46184095B RENESAS-PD46184095B_15 Datasheet
601Kb / 34P
   18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44164095B RENESAS-UPD44164095B Datasheet
468Kb / 35P
   18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
October 6, 2011
UPD44324185B RENESAS-UPD44324185B Datasheet
425Kb / 35P
   36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
September 12, 2011
PD44324185B RENESAS-PD44324185B_15 Datasheet
436Kb / 35P
   36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
logo
NEC
UPD44164085 NEC-UPD44164085 Datasheet
375Kb / 32P
   18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
logo
Renesas Technology Corp
PD46364185B RENESAS-PD46364185B_15 Datasheet
606Kb / 35P
   36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD46364185B RENESAS-UPD46364185B Datasheet
606Kb / 35P
   36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
Nov 09, 2012
PD46364185B RENESAS-PD46364185B Datasheet
606Kb / 35P
   36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com