Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS61LF204836B-7.5B3LI Datasheet(PDF) 10 Page - Integrated Silicon Solution, Inc

Part # IS61LF204836B-7.5B3LI
Description  2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS61LF204836B-7.5B3LI Datasheet(HTML) 10 Page - Integrated Silicon Solution, Inc

Back Button IS61LF204836B-7.5B3LI Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS61LF204836B-7.5B3LI Datasheet HTML 14Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 34 page
background image
10
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
Rev. 00B
10/15/2012
IS61LF204836B, IS61VF/VVF204836B
IS61LF409618B, IS61VF/VVF409618B
PARTIAL TRUTH TABLE
Function
GW
BWE
BWa
BWb
BWc
BWd
Read
H
H
X
X
X
X
Read
H
L
H
H
H
H
Write Byte 1
H
L
L
H
H
H
Write All Bytes
H
L
L
L
L
L
Write All Bytes
L
X
X
X
X
X
TRUTH TABLE(1-8)
OPERATION
ADDRESS CE CE2 CE2
ZZ ADSP ADSC ADV WRITE OE CLK
DQ
Deselect Cycle, Power-Down
None
H
X
X
L
X
L
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
L
L
X
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
L
X
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
L
H
L
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
H
L
X
X
X
L-H
High-Z
Snooze Mode, Power-Down
None
X
X
X
H
X
X
X
X
X
X
High-Z
Read Cycle, Begin Burst
External
L
L
H
L
L
X
X
X
L
L-H
Q
Read Cycle, Begin Burst
External
L
L
H
L
L
X
X
X
H
L-H
High-Z
Write Cycle, Begin Burst
External
L
L
H
L
H
L
X
L
X
L-H
D
Read Cycle, Begin Burst
External
L
L
H
L
H
L
X
H
L
L-H
Q
Read Cycle, Begin Burst
External
L
L
H
L
H
L
X
H
H
L-H
High-Z
Read Cycle, Continue Burst
Next
X
X
X
L
H
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
X
X
X
L
H
H
L
H
H
L-H
High-Z
Read Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
H
L-H
High-Z
Write Cycle, Continue Burst
Next
X
X
X
L
H
H
L
L
X
L-H
D
Write Cycle, Continue Burst
Next
H
X
X
L
X
H
L
L
X
L-H
D
Read Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
H
H
L-H
High-Z
Read Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
H
L-H
High-Z
Write Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
L
X
L-H
D
Write Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
L
X
L-H
D
NOTE:
1. X means “Don’t Care.” H means logic HIGH. L means logic LOW.
2. For WRITE, L means one or more byte write enable signals (BWa-d) and BWE are LOW or GW is LOW. WRITE = H for all
BWx
, BWE, GW HIGH.
3. BWa enables WRITEs to DQa’s and DQPa. BWb enables WRITEs to DQb’s and DQPb. BWc enables WRITEs to DQc’s and
DQPc. BWd enables WRITEs to DQd’s and DQPd. DQPa and DQPb are available on the x18 version. DQPa-DQPd are avail-
able on the x36 version.
4. All inputs except OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation, OE must be HIGH before the input data setup time and held HIGH during
the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write
enable signals and BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.


Similar Part No. - IS61LF204836B-7.5B3LI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61LF204818A ISSI-IS61LF204818A Datasheet
420Kb / 20P
   36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF204818A-6.5B3 ISSI-IS61LF204818A-6.5B3 Datasheet
420Kb / 20P
   36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF204818A-6.5B3I ISSI-IS61LF204818A-6.5B3I Datasheet
420Kb / 20P
   36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF204818A-6.5TQ ISSI-IS61LF204818A-6.5TQ Datasheet
420Kb / 20P
   36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF204818A-6.5TQI ISSI-IS61LF204818A-6.5TQI Datasheet
420Kb / 20P
   36Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
More results

Similar Description - IS61LF204836B-7.5B3LI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1481V33 CYPRESS-CY7C1481V33 Datasheet
638Kb / 30P
   2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1481V25 CYPRESS-CY7C1481V25 Datasheet
1Mb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM
logo
Integrated Silicon Solu...
IS61LF25636A ISSI-IS61LF25636A Datasheet
206Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF25636A ISSI-IS61LF25636A_10 Datasheet
549Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
logo
Cypress Semiconductor
CY7C1481V33 CYPRESS-CY7C1481V33_07 Datasheet
1Mb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM
logo
Integrated Silicon Solu...
IS61LF25672A ISSI-IS61LF25672A Datasheet
276Kb / 35P
   256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF12832A ISSI-IS61LF12832A Datasheet
166Kb / 25P
   128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61QDB42M36 ISSI-IS61QDB42M36 Datasheet
712Kb / 28P
   72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 4) Synchronous SRAMs
IS61QDPB42M36 ISSI-IS61QDPB42M36 Datasheet
702Kb / 28P
   72 Mb (2M x 36 & 4M x 18) QUADP (Burst of 4) Synchronous SRAMs
IS61QDB22M36 ISSI-IS61QDB22M36 Datasheet
639Kb / 27P
   72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com