Electronic Components Datasheet Search |
|
AT91M40800-33AI Datasheet(PDF) 10 Page - ATMEL Corporation |
|
AT91M40800-33AI Datasheet(HTML) 10 Page - ATMEL Corporation |
10 / 153 page 10 AT91X40 Series 1354D–ATARM–08/02 ROM Emulation The AT91R40807 provides an ideal means of emulating the ROM version AT91M40807. The secondary SRAM bank of the AT91R40807 is mapped to the same address as the ROM of the AT91M40807. It is write-protected after a reset; writing 0x1 in the Memory Mode Register of the Special Function Module can disable this protection. At system power-up, the code is downloaded from an external non-volatile memory or through a debugger to the on-chip secondary SRAM bank of the AT91R40807. After the secondary SRAM bank write-protection is enabled, the application is in the same envi- ronment as though it were running on an AT91M40807. Boot Mode Select The ARM reset vector is at address 0x0. After the NRST line is released, the ARM7TDMI executes the instruction stored at this address. This means that this address must be mapped in non-volatile memory after the reset. The input level on the BMS pin during the last 10 clock cycles before the rising edge of the NRST selects the type of boot memory. The Boot Mode depends on BMS and whether or not the AT91X40 Series Microcontroller has on-chip ROM or extended SRAM (see Table 3). The AT91R40807 supports boot in on-chip extended SRAM, for the purpose of emulat- ing ROM versions. In this case, the microcontroller must first boot from external non- volatile memory, and ensure that a valid program is downloaded in the on-chip extended SRAM. Then, the NRST must be reasserted by external circuitry after the level on the pin BMS is changed. The pin BMS is multiplexed with the I/O line P24 that can be programmed after reset like any standard PIO line. Remap Command The ARM vectors (Reset, Abort, Data Abort, Prefetch Abort, Undefined Instruction, Interrupt, Fast Interrupt) are mapped from address 0x0 to address 0x20. In order to allow these vectors to be redefined dynamically by the software, the AT91X40 Series Microcontrollers use a remap command that enables switching between the boot mem- ory and the internal primary SRAM bank addresses. The remap command is accessible through the EBI User Interface, by writing one in RCB of EBI_RCR (Remap Control Register). Performing a remap command is mandatory if access to the other external devices (connected to chip selects 1 to 7) is required. The remap operation can only be changed back by an internal reset or an NRST assertion. Abort Control The abort signal providing a Data Abort or a Prefetch Abort exception to the ARM7TDMI is asserted in the following cases: • When accessing an undefined address in the EBI address space • When writing to a write-protected internal memory area on the AT91R40807 Table 3. Boot Mode Select BMS Product Boot Memory 1 AT91M40800 External 8-bit memory on NCS0 AT91R40807 Internal 32-bit extended SRAM AT91M40807 Internal 32-bit ROM AT91R40008 External 8-bit memory on NCS0 0 All External 16-bit memory on NCS0 |
Similar Part No. - AT91M40800-33AI |
|
Similar Description - AT91M40800-33AI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |