Electronic Components Datasheet Search |
|
TLC59116IRHBR Datasheet(PDF) 7 Page - Texas Instruments |
|
|
TLC59116IRHBR Datasheet(HTML) 7 Page - Texas Instruments |
7 / 38 page TLC59116 www.ti.com SLDS157D – FEBRUARY 2008 – REVISED JULY 2011 TIMING REQUIREMENTS TA = –40°C to 85°C STANDARD MODE FAST MODE FAST MODE PLUS I2C BUS I2C BUS I2C BUS UNIT MIN MAX MIN MAX MIN MAX I2C Interface fSCL SCL clock frequency(1) 0 100 0 400 0 1000 kHz I2C bus free time between Stop and tBUF 4.7 1.3 0.5 μs Start conditions tHD;STA Hold time (repeated) Start condition 4 0.6 0.26 μs Setup time for a repeated Start tSU;STA 4.7 0.6 0.26 μs condition tSU;STO Setup time for Stop condition 4 0.6 0.26 μs tHD;DAT Data hold time 0 0 0 ns tVD;ACK Data valid acknowledge time(2) 0.3 3.45 0.1 0.9 0.05 0.45 μs tVD;DAT Data valid time(3) 0.3 3.45 0.1 0.9 0.05 0.45 μs tSU;DAT Data setup time 250 100 50 ns tLOW Low period of SCL clock 4.7 1.3 0.5 μs tHIGH High period of SCL clock 4 0.6 0.26 μs Fall time of both SDA and SCL tf 300 20+0.1Cb (6) 300 120 ns signals(4) (5) Rise time of both SDA and SCL tr 1000 20+0.1Cb (6) 300 120 ns signals Pulse width of spikes that must be tSP 50 50 50 ns suppressed by the input filter(7) Reset tW Reset pulse width 10 10 10 ns tREC Reset recovery time 0 0 0 ns tRESET Time to reset(8) (9) 400 400 400 ns (1) Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held low for a minimum of 25 ms. Disable bus time-out feature for dc operation. (2) tVD;ACK = time for ACK signal from SCL low to SDA (out) low. (3) tVD;DAT = minimum time for SDA data out to be valid following SCL low. (4) A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the VIL of the SCL signal) in order to bridge the undefined region of the SCL falling edge. (5) The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time (tf) for the SDA output stage is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf. (6) Cb = Total capacitance of one bus line in pF (7) Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns. (8) Resetting the device while actively communicating on the bus may cause glitches or errant Stop conditions. (9) Upon reset, the full delay will be the sum of tRESET and the RC time constant of the SDA bus. Copyright © 2008–2011, Texas Instruments Incorporated 7 |
Similar Part No. - TLC59116IRHBR |
|
Similar Description - TLC59116IRHBR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |