Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYRF69213 Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CYRF69213
Description  Programmable Radio on Chip Low Power
Download  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYRF69213 Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CYRF69213_13 Datasheet HTML 3Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 4Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 5Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 6Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 7Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 8Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 9Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 10Page - Cypress Semiconductor CYRF69213_13 Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 86 page
background image
CYRF69213
Document Number: 001-07552 Rev. *H
Page 7 of 86
PRoC LP Functional Overview
The SoC is designed to implement wireless device links
operating in the worldwide 2.4 GHz ISM frequency band. It is
intended for systems compliant with worldwide regulations
covered by ETSI EN 301 489-1 V1.41, ETSI EN 300 328-1
V1.3.1 (Europe), FCC CFR 47 Part 15 (USA and Industry
Canada) and TELEC ARIB_T66_March, 2003 (Japan).
The SoC contains a 2.4 GHz 1 Mbps GFSK radio transceiver,
packet data buffering, packet framer, DSSS baseband controller,
Received Signal Strength Indication (RSSI), and SPI interface
for data transfer and device configuration.
The radio supports 98 discrete 1 MHz channels (regulations may
limit the use of some of these channels in certain jurisdictions).
In
DSSS
modes
the
baseband
performs
DSSS
spreading/despreading, while in GFSK Mode (1 Mb/s - GFSK)
the baseband performs Start of Frame (SOF), End of Frame
(EOF) detection and CRC16 generation and checking. The
baseband may also be configured to automatically transmit
Acknowledge (ACK) handshake packets whenever a valid
packet is received.
When in receive mode, with packet framing enabled, the device
is always ready to receive data transmitted at any of the
supported bit rates, except SDR, enabling the implementation of
mixed-rate systems in which different devices use different data
rates. This also enables the implementation of dynamic data rate
systems, which use high data rates at shorter distances and/or
in a low moderate interference environment, and change to lower
data rates at longer distances and/or in high interference
environments.
The
MCU
function
is
an
8-bit
Flash
programmable
microcontroller with integrated low speed USB interface. The
instruction set has been optimized specifically for USB
operations, although it can be used for a variety of other
embedded applications.
The MCU function has up to eight Kbytes of Flash for user’s code
and up to 256 bytes of RAM for stack space and user variables.
In addition, the MCU function includes a Watchdog timer, a
vectored interrupt controller, a 16-bit Free-Running Timer, and
12-bit Programmable Interrupt Timer.
The MCU function supports in-system programming by using the
D+ and D– pins as the serial programming mode interface. The
programming protocol is not USB.
DDR Mode
Table 1. DDR Mode
Register
Value
Description
TX_CFG_ADR
0X16
32 chip PN Code, DDR, PA = 6
RX_CFG_ADR
0X4B
AGC is enabled. LNA and attenuator are disabled. Fast turn around is disabled, the device
uses high side receive injection and Hi-Lo is disabled. Overwrite to receive buffer is enabled
and the RX buffer is configured to receive eight bytes maximum.
XACT_CFG_ADR
0X05
AutoACK is disabled. Forcing end state is disabled. The device is configured to transition to
Idle mode after a Receive or Transmit. ACK timeout is set to 128 µs.
FRAMING_CFG_ADR
0X00
All SOP and framing features are disabled. Disable LEN_EN=0 if EOP is needed.
TX_OVERRIDE_ADR
0X04
Disable Transmit CRC-16.
RX_OVERRIDE_ADR
0X14
The receiver rejects packets with a zero seed. The Rx CRC-16 Checker is disabled and the
receiver accepts bad packets that do not match the seed in CRC_seed registers. Basically
this helps in communication with the first generation radio that does not have CRC capabilities.
ANALOG_CTRL_ADR
0X01
Set ALL SLOW. When set, the synthesizer settle time for all channels is the same as the slow
channels in the first generation radio.
DATA32_THOLD_ADR 0X03
Sets the number of allowed corrupted bits to 3.
EOP_CTRL_ADR
0x01
Sets the number of consecutive symbols for non correlation to detect end of packet.
PREAMBLE_ADR
0xAAAA05
AAAA are the two preamble bytes.Other Bytes can also be written into the preamble register
file. The number of preamble bytes to be sent should be >4.


Similar Part No. - CYRF69213_13

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYRF69213 CYPRESS-CYRF69213_12 Datasheet
843Kb / 85P
   Programmable Radio on Chip Low Power
More results

Similar Description - CYRF69213_13

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYRF69103 CYPRESS-CYRF69103 Datasheet
2Mb / 73P
   Programmable Radio on Chip Low Power
CYWUSB6953 CYPRESS-CYWUSB6953_10 Datasheet
1Mb / 68P
   Programmable Radio on Chip Low Power
CYRF69103 CYPRESS-CYRF69103_12 Datasheet
1Mb / 71P
   Programmable Radio on Chip Low Power
CYRF69213 CYPRESS-CYRF69213_08 Datasheet
1Mb / 76P
   Programmable Radio on Chip Low Power
CYRF69103 CYPRESS-CYRF69103_08 Datasheet
1Mb / 65P
   Programmable Radio on Chip Low Power
CYRF69103 CYPRESS-CYRF69103_10 Datasheet
1Mb / 68P
   Programmable Radio on Chip Low Power
CYRF69213 CYPRESS-CYRF69213_12 Datasheet
843Kb / 85P
   Programmable Radio on Chip Low Power
CYRF69213 CYPRESS-CYRF69213 Datasheet
1Mb / 85P
   Programmable Radio on Chip Low Power
CYRF69103 CYPRESS-CYRF69103_13 Datasheet
1Mb / 72P
   Programmable Radio on Chip Low Power
CYRF69103A-40LFXC CYPRESS-CYRF69103A-40LFXC Datasheet
1Mb / 68P
   Programmable Radio on Chip Low Power
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com