Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14MB256J2-SXIT Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY14MB256J2-SXIT
Description  256-Kbit (32 K x 8) Serial (I2C) nvSRAM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14MB256J2-SXIT Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY14MB256J2-SXIT Datasheet HTML 1Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 2Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 3Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 4Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 5Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 6Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 7Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 8Page - Cypress Semiconductor CY14MB256J2-SXIT Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
CY14MC256J
CY14MB256J
CY14ME256J
Document Number: 001-65233 Rev. *G
Page 5 of 30
Data Validity
The data on the SDA line must be stable during the HIGH period
of the clock. The state of the data line can only change when the
clock on the SCL line is LOW for the data to be valid. There are
only two conditions under which the SDA line may change state
with SCL line held HIGH, that is, START and STOP condition.
The START and STOP conditions are generated by the master
to signal the beginning and end of a communication sequence
on the I2C bus.
START Condition (S)
A HIGH to LOW transition on the SDA line while SCL is HIGH
indicates a START condition. Every transaction in I2C begins
with the master generating a START condition.
STOP Condition (P)
A LOW to HIGH transition on the SDA line while SCL is HIGH
indicates a STOP condition. This condition indicates the end of
the ongoing transaction.
START and STOP conditions are always generated by the
master. The bus is considered to be busy after the START
condition. The bus is considered to be free again after the STOP
condition.
Repeated START (Sr)
If an Repeated START condition is generated instead of a STOP
condition the bus continues to be busy. The ongoing transaction
on the I2C lines is stopped and the bus waits for the master to
send a slave ID for communication to restart.
Byte Format
Each operation in I2C is done using 8 bit words. The bits are sent
in MSB first format on SDA line and each byte is followed by an
ACK signal by the receiver.
An operation continues till a NACK is sent by the receiver or
STOP or Repeated START condition is generated by the master
The SDA line must remain stable when the clock (SCL) is HIGH
except for a START or STOP condition.
Acknowledge / No-acknowledge
After transmitting one byte of data or address, the transmitter
releases the SDA line. The receiver pulls the SDA line LOW to
acknowledge the receipt of the byte. Every byte of data
transferred on the I2C bus needs to be responded with an ACK
signal by the receiver to continue the operation. Failing to do so
is considered as a NACK state. NACK is the state where receiver
does not acknowledge the receipt of data and the operation is
aborted.
NACK can be generated by master during a READ operation in
following cases:
The master did not receive valid data due to noise.
The master generates a NACK to abort the READ sequence.
After a NACK is issued by the master, nvSRAM slave releases
control of the SDA pin and the master is free to generate a
Repeated START or STOP condition.
NACK can be generated by nvSRAM slave during a WRITE
operation in following cases:
nvSRAM did not receive valid data due to noise.
The master tries to access write protected locations on the
nvSRAM.
Master
must
restart
the
communication
by
generating a STOP or Repeated START condition.
Figure 4. START and STOP Conditions
full pagewidth
SDA
SCL
P
STOP Condition
SDA
SCL
S
START Condition
Figure 5. Data Transfer on the I2C Bus
handbook, full pagewidth
Sr
or
P
SDA
Sr
P
SCL
STOP or
Repeated START
condition
S
or
Sr
START or
Repeated START
condition
1
2
3 - 8
9
ACK
9
ACK
78
12
MSB
Acknowledgement
signal from slave
Byte complete,
interrupt within slave
Clock line held LOW while
interrupts are serviced
Acknowledgement
signal from receiver


Similar Part No. - CY14MB256J2-SXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14MB256J2-SXIT CYPRESS-CY14MB256J2-SXIT Datasheet
1Mb / 30P
   256-Kbit (32 K 횞 8) Serial (I2C) nvSRAM
More results

Similar Description - CY14MB256J2-SXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14MC256J CYPRESS-CY14MC256J_12 Datasheet
1Mb / 30P
   256-Kbit (32 K 횞 8) Serial (I2C) nvSRAM
CY14B256Q1 CYPRESS-CY14B256Q1_13 Datasheet
1Mb / 29P
   256-Kbit (32 K x 8) Serial (SPI) nvSRAM
CY14V256LA CYPRESS-CY14V256LA_13 Datasheet
497Kb / 22P
   256-Kbit (32 K x 8) nvSRAM
CY14C256I CYPRESS-CY14C256I_13 Datasheet
2Mb / 41P
   256-Kbit (32 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B256Q1 CYPRESS-CY14B256Q1 Datasheet
1Mb / 26P
   256-Kbit (32 K 횞 8) Serial (SPI) nvSRAM
CY14MB064J CYPRESS-CY14MB064J_13 Datasheet
1Mb / 30P
   64-Kbit (8 K x 8) Serial (I2C) nvSRAM
CY14MB064J1A CYPRESS-CY14MB064J1A_13 Datasheet
1Mb / 28P
   64-Kbit (8 K x 8) Serial (I2C) nvSRAM
CY14U256LA CYPRESS-CY14U256LA Datasheet
499Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256LA CYPRESS-CY14B256LA_12 Datasheet
863Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256LA CYPRESS-CY14B256LA_11 Datasheet
790Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com