Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14B064PA-SFXIT Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY14B064PA-SFXIT
Description  64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B064PA-SFXIT Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY14B064PA-SFXIT Datasheet HTML 6Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 7Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 8Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 9Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 10Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 11Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 12Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 13Page - Cypress Semiconductor CY14B064PA-SFXIT Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 43 page
background image
CY14C064PA
CY14B064PA
CY14E064PA
Document Number: 001-68249 Rev. *E
Page 10 of 43
Status Register
The Status Register bits are listed in Table 2. The Status Register
consists of a Ready bit (RDY) and data protection bits BP1, BP0,
WEN, and WPEN. The RDY bit can be polled to check the
Ready/Busy status while a nvSRAM STORE or Software
RECALL cycle is in progress. The Status Register can be
modified by WRSR instruction and read by RDSR or
FAST_RDSR instruction. However, only the WPEN, BP1, and
BP0 bits of the Status Register can be modified by using the
WRSR instruction. The WRSR instruction has no effect on WEN
and RDY bits. The default value shipped from the factory for
WEN, BP0, BP1, bits 4 -5, SNL and WPEN is ‘0’.
SNL (bit 6) of the Status Register is used to lock the serial
number written using the WRSN instruction. The serial number
can be written using the WRSN instruction multiple times while
this bit is still '0'. When set to '1', this bit prevents any modification
to the serial number. This bit is factory programmed to '0' and can
only be written to once. After this bit is set to '1', it can never be
cleared to '0'.
Read Status Register (RDSR) Instruction
The Read Status Register instruction provides access to the
Status Register at SPI frequency up to 40 MHz. This instruction
is used to probe the Write Enable status of the device or the
Ready status of the device. RDY bit is set by the device to ‘1’
whenever a STORE or Software RECALL cycle is in progress.
The block protection and WPEN bits indicate the extent of
protection employed.
This instruction is issued after the falling edge of CS using the
opcode for RDSR.
Fast Read Status Register (FAST_RDSR) Instruction
The FAST_RDSR instruction allows you to read the Status
Register at SPI frequency above 40 MHz and up to 104 MHz
(max).This instruction is used to probe the Write Enable status
of the device or the Ready status of the device. RDY bit is set by
the device to ‘1’ whenever a STORE or Software RECALL cycle
is in progress. The block protection and WPEN bits indicate the
extent of protection employed.
This instruction is issued after the falling edge of CS using the
opcode for RDSR followed by a dummy byte.
Write Status Register (WRSR) Instruction
The WRSR instruction enables the user to write to the Status
Register. However, this instruction cannot be used to modify bit
0 (RDY), bit 1 (WEN) and bits 4-5. The BP0 and BP1 bits can be
used to select one of four levels of block protection. Further,
WPEN bit must be set to ‘1’ to enable the use of Write Protect
(WP) pin.
WRSR instruction is a write instruction and needs writes to be
enabled (WEN bit set to ‘1’) using the WREN instruction before
it is issued. The instruction is issued after the falling edge of CS
using the opcode for WRSR followed by eight bits of data to be
stored in the Status Register. WRSR instruction can be used to
modify only bits 2, 3, 6 and 7 of the Status Register.
Note In CY14X064PA, the values written to Status Register are
saved to nonvolatile memory only after a STORE operation. If
AutoStore is disabled, any modifications to the Status Register
must be secured by performing a Software STORE operation.
Table 2. Status Register Format
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
WPEN (0)
SNL (0)
X (0)
X (0)
BP1 (0)
BP0 (0)
WEN (0)
RDY
Table 3. Status Register Bit Definition
Bit
Definition
Description
Bit 0 (RDY)
Ready
Read only bit indicates the ready status of device to perform a memory access. This bit is
set to ‘1’ by the device while a STORE or Software RECALL cycle is in progress.
Bit 1 (WEN)
Write Enable
WEN indicates if the device is write enabled. This bit defaults to 0 (disabled) on power-up.
WEN = '1' --> Write enabled
WEN = '0' --> Write disabled
Bit 2 (BP0)
Block Protect bit ‘0’
Used for block protection. For details see Table 4 on page 12.
Bit 3 (BP1)
Block Protect bit ‘1’
Used for block protection. For details see Table 4 on page 12.
Bit 4-5
Don’t care
These bits are non-writable and always return ‘0’ upon read.
Bit 6 (SNL)
Serial Number Lock
Set to '1' for locking serial number
Bit 7(WPEN) Write Protect Enable bit Used for enabling the function of Write Protect Pin (WP). For details see Table 5 on page 12.


Similar Part No. - CY14B064PA-SFXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B064PA-SFXIT CYPRESS-CY14B064PA-SFXIT Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock with Real Time Clock
CY14B064PA-SFXIT CYPRESS-CY14B064PA-SFXIT Datasheet
1Mb / 43P
   64-Kbit (8 K 횞 8) SPI nvSRAM with Real Time Clock
More results

Similar Description - CY14B064PA-SFXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14C064PA CYPRESS-CY14C064PA Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock with Real Time Clock
CY14C064PA CYPRESS-CY14C064PA_12 Datasheet
1Mb / 43P
   64-Kbit (8 K 횞 8) SPI nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P_13 Datasheet
1Mb / 35P
   512-Kbit (64 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C512PA CYPRESS-CY14C512PA_12 Datasheet
1Mb / 42P
   512-Kbit (64 K 횞 8) SPI nvSRAM with Real Time Clock
CY14C064I CYPRESS-CY14C064I_13 Datasheet
2Mb / 40P
   64-Kbit (8 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C064I CYPRESS-CY14C064I Datasheet
2Mb / 41P
   64-Kbit (8 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P Datasheet
1Mb / 36P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C256PA CYPRESS-CY14C256PA_13 Datasheet
1Mb / 43P
   256-Kbit (32 K x 8) SPI nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P_12 Datasheet
1Mb / 34P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C512PA CYPRESS-CY14C512PA Datasheet
1Mb / 43P
   512-Kbit (64 K x 8) SPI nvSRAM with Real Time Clock Full-featured RTC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com