Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY8C20XX6AS Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY8C20XX6AS
Description  1.8 V Programmable CapSense짰 Controller with SmartSense??Auto-tuning 1??3 Buttons, 0?? Sliders
Download  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C20XX6AS Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY8C20XX6AS Datasheet HTML 1Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 2Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 3Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 4Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 5Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 6Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 7Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 8Page - Cypress Semiconductor CY8C20XX6AS Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 51 page
background image
CY8C20XX6A/S
Document Number: 001-54459 Rev. *T
Page 4 of 51
PSoC® Functional Overview
The PSoC family consists of on-chip controller devices, which
are designed to replace multiple traditional microcontroller unit
(MCU)-based components with one, low cost single-chip
programmable
component.
A
PSoC
device
includes
configurable analog and digital blocks, and programmable
interconnect. This architecture allows the user to create
customized peripheral configurations, to match the requirements
of each individual application. Additionally, a fast CPU, Flash
program memory, SRAM data memory, and configurable I/O are
included in a range of convenient pinouts.
The architecture for this device family, as shown in the Logic
Block Diagram on page 2, consists of three main areas:
The Core
CapSense Analog System
System Resources (including a full-speed USB port).
A common, versatile bus allows connection between I/O and the
analog system.
Each CY8C20XX6A/S PSoC device includes a dedicated
CapSense block that provides sensing and scanning control
circuitry for capacitive sensing applications. Depending on the
PSoC package, up to 36 GPIO are also included. The GPIO
provides access to the MCU and analog mux.
PSoC Core
The PSoC Core is a powerful engine that supports a rich
instruction set. It encompasses SRAM for data storage, an
interrupt controller, sleep and watchdog timers, and IMO and
ILO. The CPU core, called the M8C, is a powerful processor with
speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit
Harvard-architecture microprocessor.
CapSense System
The analog system contains the capacitive sensing hardware.
Several hardware algorithms are supported. This hardware
performs capacitive sensing and scanning without requiring
external components. The analog system is composed of the
CapSense PSoC block and an internal 1 V or 1.2 V analog
reference, which together support capacitive sensing of up to
33 inputs [2]. Capacitive sensing is configurable on each GPIO
pin. Scanning of enabled CapSense pins are completed quickly
and easily across multiple ports.
SmartSense
SmartSense is an innovative solution from Cypress that removes
manual tuning of CapSense applications. This solution is easy to
use and provides a robust noise immunity. It is the only
auto-tuning solution that establishes, monitors, and maintains all
required tuning parameters. SmartSense allows engineers to go
from prototyping to mass production without re-tuning for
manufacturing variations in PCB and/or overlay material
properties.
SmartSense_EMC
In addition to the SmartSense auto tuning algorithm to remove
manual tuning of CapSense applications, SmartSense_EMC
user module incorporates a unique algorithm to improve
robustness of capacitive sensing algorithm/circuit against high
frequency conducted and radiated noise. Every electronic device
must comply with specific limits for radiated and conducted
external noise and these limits are specified by regulatory bodies
(for example, FCC, CE, U/L and so on). A very good PCB layout
design, power supply design and system design is a mandatory
for a product to pass the conducted and radiated noise tests. An
ideal PCB layout, power supply design or system design is not
often possible because of cost and form factor limitations of the
product. SmartSense_EMC with superior noise immunity is well
suited and handy for such applications to pass radiated and
conducted noise test.
Figure 1. CapSense System Block Diagram
IDAC
Reference
Buffer
Vr
Cinternal
Cap Sense Counters
Comparator
Mux
Mux
Refs
CapSense
Clock Select
Oscillator
CSCLK
IMO
CS1
CS2
CSN
Cexternal (P0[1]
or P0[3])
Note
2. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for I2C + 1 pin for modulator capacitor.


Similar Part No. - CY8C20XX6AS

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY8C20XX6A CYPRESS-CY8C20XX6A Datasheet
1Mb / 47P
   PSoC Programmable System-on-Chip Low power at high speed
More results

Similar Description - CY8C20XX6AS

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY8C20X37 CYPRESS-CY8C20X37 Datasheet
719Kb / 39P
   1.8 V CapSense짰 Controller with SmartSense??Auto-tuning ??31 Buttons, 6 Sliders
CY8C20XX7 CYPRESS-CY8C20XX7 Datasheet
689Kb / 43P
   1.8 V CapSense짰 Controller with SmartSense??Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors
CY8C20X36A CYPRESS-CY8C20X36A_12 Datasheet
791Kb / 47P
   1.8 V CapSense짰 Controller with SmartSense??Auto-tuning
CY8CMBR3002 CYPRESS-CY8CMBR3002 Datasheet
1Mb / 42P
   CapSense짰 Express??Controllers with SmartSense??Auto-tuning 16 Buttons, 2 Sliders, Proximity Sensors
CY8C20336H CYPRESS-CY8C20336H_12 Datasheet
524Kb / 35P
   Haptics Enabled CapSense짰 Controller
CY8CMBR2110 CYPRESS-CY8CMBR2110_13 Datasheet
1Mb / 71P
   CapSense짰 Express??10-Button Controller
CY8CMBR2044 CYPRESS-CY8CMBR2044_12 Datasheet
1,013Kb / 29P
   Four Button CapSense짰 Controller
logo
Texas Instruments
CDCE913 TI1-CDCE913_12 Datasheet
681Kb / 26P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913_1 Datasheet
515Kb / 23P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913 Datasheet
376Kb / 21P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com