CY7C1643KV18 datasheet(11/31 Pages) CYPRESS

Part #	CY7C1643KV18

Description	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)

Download	31 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

11 / 31 page

CY7C1643KV18, CY7C1645KV18

Document Number: 001-44059 Rev. *I

Page 11 of 31

Write Cycle Descriptions

The write cycle description table for CY7C1645KV18 follows. [13, 14]

BWS0 BWS1 BWS2 BWS3

K

Comments

L

L–H

–

During the data portion of a write sequence, all four bytes (D[35:0]) are written into

the device.

L

–

L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into

the device.

L

H

L–H

–

During the data portion of a write sequence, only the lower byte (D[8:0]) is written

into the device. D[35:9] remains unaltered.

L

H

–

L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written

into the device. D[35:9] remains unaltered.

H

L

H

L–H

–

During the data portion of a write sequence, only the byte (D[17:9]) is written into the

device. D[8:0] and D[35:18] remains unaltered.

H

L

H

–

L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into the

device. D[8:0] and D[35:18] remains unaltered.

H

L

H

L–H

–

During the data portion of a write sequence, only the byte (D[26:18]) is written into

the device. D[17:0] and D[35:27] remains unaltered.

H

L

H

–

L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into

the device. D[17:0] and D[35:27] remains unaltered.

H

L

L–H

–

During the data portion of a write sequence, only the byte (D[35:27]) is written into

the device. D[26:0] remains unaltered.

H

L

–

L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into

the device. D[26:0] remains unaltered.

H

L–H

–

No data is written into the device during this portion of a write operation.

H

–

L–H No data is written into the device during this portion of a write operation.

Notes

13. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,

represents rising edge.

14. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS0, BWS1, BWS2, and BWS3 can be altered on different portions

of a write cycle, as long as the setup and hold requirements are achieved.

Similar Part No. - CY7C1643KV18

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C164	171Kb / 9P	16K x 4 Static RAM
	CY7C164	266Kb / 9P	16K x 4 Static RAM
	CY7C164-15PC	171Kb / 9P	16K x 4 Static RAM
	CY7C164-15PC	266Kb / 9P	16K x 4 Static RAM
	CY7C164-15VC	171Kb / 9P	16K x 4 Static RAM

More results

Similar Description - CY7C1643KV18

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1663KV18	779Kb / 31P	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1143KV18	619Kb / 29P	18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C1543KV18	869Kb / 29P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C1241KV18	855Kb / 30P	36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C2663KV18	871Kb / 31P	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C2644KV18	840Kb / 30P	144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
	CY7C2642KV18	885Kb / 30P	144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
	CY7C15632KV18	783Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1161KV18	881Kb / 29P	18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1263KV18	887Kb / 30P	36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

More results

CY7C1643KV18 Datasheet(PDF) 11 Page - Cypress Semiconductor

CY7C1643KV18 Datasheet(HTML) 11 Page - Cypress Semiconductor

Similar Part No. - CY7C1643KV18

Similar Description - CY7C1643KV18

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Datasheet Download

Link URL