Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7923BRUZ-REEL7 Datasheet(PDF) 10 Page - Analog Devices

Part # AD7923BRUZ-REEL7
Description  4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7923BRUZ-REEL7 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD7923BRUZ-REEL7 Datasheet HTML 6Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 7Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 8Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 9Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 10Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 11Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 12Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 13Page - Analog Devices AD7923BRUZ-REEL7 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
AD7923
Rev. C | Page 10 of 24
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This is the deviation of the first code transition (00 ... 000) to
(00 ... 001) from the ideal, that is, AGND + 1 LSB.
Offset Error Match
This is the difference in offset error between any two channels.
Gain Error
This is the deviation of the last code transition (111 ... 110) to
(111 ... 111) from the ideal (that is, REFIN – 1 LSB) after the
offset error has been adjusted.
Gain Error Match
This is the difference in gain error between any two channels.
Zero-Code Error
This applies when using the twos complement output coding
option, in particular, with the 2 × REFIN input range when
−REFIN to +REFIN is biased around the REFIN point. It defined
as the deviation of the midscale transition (all 0s to all 1s) from
the ideal VIN voltage, that is, REFIN – 1 LSB.
Zero-Code Error Match
This is the difference in zero-code error between any two
channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular, with the 2 × REFIN input range when
−REFIN to +REFIN is biased around the REFIN point. It is the
deviation of the last code transition (011 ... 110) to (011 ... 111)
from the ideal (that is, +REFIN – 1 LSB) after the zero-code
error has been adjusted.
Positive Gain Error Match
This is the difference in positive gain error between any two
channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular, with the 2 × REFIN input range when
−REFIN to +REFIN is biased around the REFIN point. It is the
deviation of the first code transition (100 ... 000) to (100 ... 001)
from the ideal (that is, −REFIN + 1 LSB) after the zero-code
error has been adjusted.
Negative Gain Error Match
This is the difference in negative gain error between any two
channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of cross-
talk between channels. It is measured by applying a full-scale
400 kHz sine wave signal to all three nonselected input channels
and determining how much that signal is attenuated in the
selected channel with a 50 kHz signal. The figure is given in the
worst-case across all four channels for the AD7923.
Power Supply Rejection (PSR)
Variations in power supply affect the full-scale transition, but
not the converter’s linearity. Power supply rejection is the maxi-
mum change in the full-scale transition point from a change in
power supply voltage from the nominal value.
Figure 6 shows the power supply rejection ratio vs. supply ripple
frequency for the AD7923 with no decoupling. The power sup-
ply rejection ratio is defined as the ratio of the power in the
ADC output at full-scale frequency, f, to the power of a 200 mV
p-p sine wave applied to the ADC AVDD supply of frequency fS:
PSSR (dB) = 10log(Pf/PfS)
Pf is equal to the power at frequency f in the ADC output; PfS is
equal to the power at frequency fS coupled onto the ADC AVDD
supply.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns into track mode at the
end of conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1 LSB, after the end of conversion.


Similar Part No. - AD7923BRUZ-REEL7

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7923BRUZ-REEL7 AD-AD7923BRUZ-REEL7 Datasheet
423Kb / 25P
   4-Channel, 200 kSPS 12-Bit ADC Sequencer in 16-Lead TSSOP
More results

Similar Description - AD7923BRUZ-REEL7

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7923 AD-AD7923 Datasheet
430Kb / 20P
   4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. 0
AD7923 AD-AD7923_15 Datasheet
381Kb / 24P
   4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. D
AD7923 AD-AD7923_17 Datasheet
423Kb / 25P
   4-Channel, 200 kSPS 12-Bit ADC Sequencer in 16-Lead TSSOP
AD7927 AD-AD7927_15 Datasheet
407Kb / 28P
   8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
REV. D
AD7927BRUZ AD-AD7927BRUZ Datasheet
485Kb / 28P
   8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
REV. C
AD7927 AD-AD7927 Datasheet
276Kb / 20P
   8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
AD7927 AD-AD7927_17 Datasheet
485Kb / 29P
   8-Channel, 200 kSPS, 12-Bit ADC Sequencer in 20-Lead TSSOP
AD7490 AD-AD7490_15 Datasheet
950Kb / 29P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
AD7490 AD-AD7490 Datasheet
2Mb / 24P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. A
AD7490 AD-AD7490_12 Datasheet
673Kb / 28P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com