W9751G6KB25K datasheet(6/87 Pages) WINBOND

Part #	W9751G6KB25K

Description	Double Data Rate architecture: two data transfers per clock cycle

Download	87 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

6 / 87 page

W9751G6KB

Publication Release Date: Sep. 03, 2012

- 6 -

Revision A04

5.

BALL CONFIGURATION

1

2

3

4

5

6

7

8

9

A

B

C

D

E

F

G

H

J

K

L

VSSQ

UDQS

VDDQ

LDQS

VDDQ

CAS

A2

A6

UDQS

VSSQ

DQ8

VSSQ

DQ0

CLK

A0

A4

CLK

CS

VDDQ

DQ7

VDD

ODT

VDD

DQ14

VDDQ

DQ12

NC

VDDL

NC

VSSQ

DQ9

VSSQ

A3

CKE

BA0

BA1

WE

DQ3

LDM

VSS

DQ11

VDDQ

VSS

UDM

VDD

DQ6

VDDQ

DQ4

VSS

VDD

A12

NC

A11

A8

A9

A7

A5

A1

A10/AP

VSS

VREF

DQ1

VSSQ

VDDQ

VSSQ

NC

VSSQ LDQS

VSSQ

DQ10

DQ15

DQ13

VDDQ

DQ5

VDD

VSS

M

N

P

R

VSSQ

DQ2

VSSDL

RAS

Similar Part No. - W9751G6KB25K

Manufacturer	Part #	Datasheet	Description
Microchip Technology	W9751G6KB25I	1Mb / 56P	SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021

More results

Similar Description - W9751G6KB25K

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9751G6KB25K Datasheet(PDF) 6 Page - Winbond

W9751G6KB25K Datasheet(HTML) 6 Page - Winbond

Similar Part No. - W9751G6KB25K

Similar Description - W9751G6KB25K

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL