Electronic Components Datasheet Search |
|
FAN5236QSC Datasheet(PDF) 9 Page - Fairchild Semiconductor |
|
FAN5236QSC Datasheet(HTML) 9 Page - Fairchild Semiconductor |
9 / 20 page FAN5236 PRODUCT SPECIFICATION REV. 1.1.7 4/4/03 9 Circuit Description Overview The FAN5236 is a multi-mode, dual channel PWM control- ler intended for graphic chipset, SDRAM, DDR DRAM or other low voltage power applications in modern notebook, desktop, and sub-notebook PCs. The IC integrates a control circuitry for two synchronous buck converters. The output voltage of each controller can be set in the range of 0.9V to 5.5V by an external resistor divider. The two synchronous buck converters can operate from either an unregulated DC source (such as a notebook battery) with voltage ranging from 5.0V to 24V, or from a regulated system rail of 3.3V to 5V. In either mode of operation the IC is biased from a +5V source. The PWM modulators use an average current mode control with input voltage feed-for- ward for simplified feedback loop compensation and improved line regulation. Both PWM controllers have inte- grated feedback loop compensation that dramatically reduces the number of external components. Depending on the load level, the converters can operate either in fixed frequency PWM mode or in a hysteretic mode. Switch-over from PWM to hysteretic mode improves the converters’ efficiency at light loads and prolongs battery run time. In hysteretic mode, comparators are synchronized to the main clock that allows seamless transition between the operational modes and reduced channel-to-channel interac- tion. The hysteretic mode of operation can be inhibited inde- pendently for each channel if variable frequency operation is not desired. The FAN5236 can be configured to operate as a complete DDR solution. When the DDR pin is set high, the second channel can provide the capability to track the output voltage of the first channel. The PWM2 converter is prevented from going into hysteretic mode if the DDR pin is set high. In DDR mode, a buffered reference voltage (buffered voltage of the REF2 pin), required by DDR memory chips, is provided by the PG2 pin. Converter Modes and Synchronization Table 3. Converter modes and Synchronization When used as a dual converter (as in Figure 5), out-of-phase operation with 180 degree phase shift reduces input current ripple. For the “2-step” conversion (where the VTT is converted from VDDQ as in Figure 4) used in DDR mode, the duty cycle of the second converter is nominally 50% and the opti- mal phasing depends on VIN. The objective is to keep noise generated from the switching transition in one converter from influencing the "decision" to switch in the other con- verter. When VIN is from the battery, it’s typically higher than 7.5V. As shown in Figure 6, 180° operation is undesirable since the turn-on of the VDDQ converter occurs very near the decision point of the VTT converter. Figure 6. Noise-susceptible 180° phasing for DDR1 In-phase operation is optimal to reduce inter-converter inter- ference when VIN is higher than 5V, (when VIN is from a battery), as can be seen in Figure 7. Since the duty cycle of PWM1 (generating VDDQ) is short, it’s switching point occurs far away from the decision point for the VTT regulator, whose duty cycle is nominally 50%. Figure 7. Optimal In-Phase operation for DDR1 When VIN ≈ 5V, 180° phase shifted operation can be rejected for the same reasons demonstrated Figure 6. In-phase operation with VIN ≈ 5V is even worse, since the switch point of either converter occurs near the switch point of the other converter as seen in Figure 8. In this case, as VIN is a little higher than 5V it will tend to cause early termination of the VTT pulse width. Conversely, VTT’s switch point can cause early termination of the VDDQ pulse width when VIN is slightly lower than 5V. Mode VIN VIN Pin DDR Pin PWM 2 w.r.t. PWM1 DDR1 Battery VIN HIGH IN PHASE DDR2 +5V R to GND HIGH + 90° DUAL ANY VIN LOW + 180° VDDQ VTT CLK VDDQ VTT CLK |
Similar Part No. - FAN5236QSC |
|
Similar Description - FAN5236QSC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |