www.fairchildsemi.com

2

Functional Description

The ACT323 contains eight edge-triggered D-type flip-flops

and the interstage logic necessary to perform synchronous

reset, shift left, shift right, parallel load and hold operations.

in the Mode Select Table. All flip-flop outputs are brought

out through 3-STATE buffers to separate I/O pins that also

are also brought out on other pins for expansion in serial

shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows

the flip-flops to be reset by the next rising edge of CP. All

other state changes are also initiated by the LOW-to-HIGH

CP transition. Inputs can change when the clock is in either

state provided only that the recommended setup and hold

times, relative to the rising edge of CP, are observed.

buffers and puts the I/O pins in the high impedance state.

In this condition the shift, load, hold and reset operations

can still occur. The 3-STATE buffers are also disabled by

lel load operation.

Mode Select Table

H

= HIGH Voltage Level

L

= LOW Voltage Level

X

= Immaterial

 = LOW-to-HIGH Clock Transition

Inputs

Response

SR

CP

LX

X



HH

H



HL

H



HH

L



H

L

L

X

Hold