Electronic Components Datasheet Search |
|
ACT-F512K32N-150P7T Datasheet(PDF) 5 Page - Aeroflex Circuit Technology |
|
ACT-F512K32N-150P7T Datasheet(HTML) 5 Page - Aeroflex Circuit Technology |
5 / 20 page A A Aeroflex Circuit Technology SCD1665 REV B 6/29/01 Plainview NY (516) 694-6700 5 Device Operation The ACT-F512K32 MCM is composed of four, four megabit Flash chips. The following description is for the individual flash device, is applicable to each of the four memory chips inside the MCM. Chip 1 is distinguished by CE1 and I/O1-7, Chip 2 by CE2 and I/08-15, Chip 3 by CE3 and I/016-23, and Chip 4 by CE4 and I/024-31. Programming of the ACT-F512K32 is accomplished by executing the program command sequence. The program algorithm, which is an internal algorithm, automatically times the program pulse widths and verifies proper cell status. Sectors can be programed and verified in less than one second. Erase is accomplished by executing the erase command sequence. The erase algorithm, which is internal, automatically preprograms the array if it is not already programed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell status. The entire memory is typically erased and verified in 1.5 seconds (if pre-programmed). The sector mode allows for 64K byte blocks of memory to be erased and reprogrammed without affecting other blocks. Bus Operation READ The ACT-F512K32 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output-Enable (OE) is the output control and should be used to gate data to the output pins of the chip selected. Figure 7 illustrates AC read timing waveforms. OUTPUT DISABLE With Output-Enable at a logic high level (VIH), output from the device is disabled. Output pins are placed in a high impedance state. STANDBY MODE The ACT-F512K32 standby mode consumes less than 6.5 mA. In the standby mode the outputs are in a high impedance state, independent of the OE input. If the device is deselected during erasure or programming, the device will draw active current until the operation is completed. WRITE Device erasure and programming are accomplished via the command register. The contents of the register serve as input to the internal state machine. The state machine outputs dictate the function of the device. The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing WE to a logic low level (VIL), while CE is low and OE is at VIH. Addresses are latched on the falling edge of WE or CE, whichever happens later. Data is latched on the rising edge of the WE or CE whichever occurs first. Standard microprocessor write timings are used. Refer to AC Program Characteristics and Waveforms, Figures 3, 8 and 13. Command Definitions Device operations are selected by writing specific address and data sequences into the command register. Table 3 defines these register command sequences. READ/RESET COMMAND The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered. The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard Microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Figure 7 for the specific timing parameters. Table 1 – Bus Operations Operation CE OE WE A0 A1 A6 A9 I/O READ LL H A0 A1 A6 A9 DOUT STANDBY H X XX XX X HIGH Z OUTPUT DISABLE L HHX X X X HIGH Z WRITE LH L A0 A1 A6 A9 DIN ENABLE SECTOR PROTECT LVID LX X X VID X VERIFY SECTOR PROTECT L L HL HL VID Code Table 2 – Sector Addresses Table A18 A17 A16 Address Range SA0 0 0 0 00000h – 0FFFFh SA1 0 0 1 10000h – 1FFFFh SA2 0 1 0 20000h – 2FFFFh SA3 0 1 1 30000h – 3FFFFh SA4 1 0 0 40000h – 4FFFFh SA5 1 0 1 50000h – 5FFFFh SA6 1 1 0 60000h – 6FFFFh SA7 1 1 1 70000h – 7FFFFh |
Similar Part No. - ACT-F512K32N-150P7T |
|
Similar Description - ACT-F512K32N-150P7T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |