Electronic Components Datasheet Search |
|
ACT-5261PC-250P10T Datasheet(PDF) 1 Page - Aeroflex Circuit Technology |
|
ACT-5261PC-250P10T Datasheet(HTML) 1 Page - Aeroflex Circuit Technology |
1 / 5 page Features eroflex Circuit Technology – RISC TurboEngines For The Future © SCD5261 REV 1 12/22/98 Block Diagram s Full militarized QED RM5261 microprocessor s Dual Issue superscalar microprocessor - can issue one integer and one floating-point instruction per cycle q 133, 150, 200, 250 MHz operating frequencies – Consult Factory for latest speeds q 345 Dhrystone 2.1 MIPS q SPECInt95 7.3, SPECfp95 8.3 s Pinout compatible with popular RM5260 s High performance system interface compatible with RM5260, RM 5270, RM5271, RM7000, R4600, R4700 and R5000 q 64-bit multiplexed system address/data bus for optimum price/ performance q High performance write protocols maximize uncached write bandwidth q Supports 1/2 clock divisors (2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9) q IEEE 1149.1 JTAG boundary scan s • Integrated on-chip caches q 32KB instruction - 2 way set associative q 32KB data - 2 way set associative q Virtually indexed, physically tagged q Write-back and write-through on per page basis q Pipeline restart on first double for data cache misses s • Integrated memory management unit q Fully associative joint TLB (shared by I and D translations) q 48 dual entries map 96 pages q Variable page size (4KB to 16MB in 4x increments) s High-performance floating point unit: up to 500 MFLOPS q Single cycle repeat rate for common single precision operations and some double precision operations q Two cycle repeat rate for double precision multiply and double precision combined multiply-add operations q Single cycle repeat rate for single precision combined multiply- add operation s • MIPS IV instruction set q Floating point multiply-add instruction increases performance in signal processing and graphics applications q Conditional moves to reduce branch frequency q Index address modes (register + register) s Embedded application enhancements q Specialized DSP integer Multiply-Accumulate instruction and 3 operand multiply instruction q I and D cache locking by set q Optional dedicated exception vector for interrupts s Fully static CMOS design with power down logic q Standby reduced power mode with WAIT instruction q 3.6 Watts typical power @ 200MHz q 2.5V core with 3.3V IO’s s 208-lead CQFP, cavity-up package (F17) s 208-lead CQFP, inverted footprint (F24), Intended to duplicate the commercial QED footprint s 179-pin PGA package ( Future Product) (P10) Preliminary 64-Bit Superscaler Microprocessor ACT 5261 |
Similar Part No. - ACT-5261PC-250P10T |
|
Similar Description - ACT-5261PC-250P10T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |