Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN65DSI85ZQE Datasheet(PDF) 10 Page - Texas Instruments

Part # SN65DSI85ZQE
Description  MIPI DSI BRIDGE TO FLATLINK LVDS Dual Channel DSI to Dual-Link LVDS Bridge
Download  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN65DSI85ZQE Datasheet(HTML) 10 Page - Texas Instruments

Back Button SN65DSI85ZQE Datasheet HTML 6Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 7Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 8Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 9Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 10Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 11Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 12Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 13Page - Texas Instruments SN65DSI85ZQE Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 45 page
background image
DSI lane
A_CLKP/N
(LVDS_CHA_CLK)
tdis
t
en
ULPS (LP00) State
A_CLKP/N
(LVDS_CHA_CLK)
tdis
t
en
DA/BC_P/N
(DSI_Clk_Input)
Init seq 2
Treset (Reset Time)
DA/B*_P/N
(DSI_Data_Input)
EN
LP11
LP11
VCC
1.65 - 1.95 V
1 ms
Init seq 4
Init seq 5
Init seq 7
Int
seq 6
t0-6
VOD(H)
VOD(L)
0.00V
CLK
Yn
t1
t2
t3
t4
t5
t6
t0
SN65DSI85
SLLSEB9C – SEPTEMBER 2012 – REVISED DECEMBER 2012
www.ti.com
Figure 4. SN65DSI85 FlatLink™ Timing Definitions
(1)
The Initialization sequence can be found at Recommended Initialization Sequence section of this document. The “Init
seq*” corresponds to the sequence number in the Recommended Initialization Sequence section.
(2)
A_CLKP/N(LVDS_CHA_CLK) becomes active along with CHA LVDS data lanes0-2 after PLL lock event occurs and
CLK source(REF_CLK or DSI HS CLK) is active(Init seq7). Other LVDS CLK/data lanes stay low until they are
configured to be enabled in corresponding CSRs
(3)
The LP11 to HS transition to the data lanes and the CLK lane MUST be done per the timing requirements specified in
the MIPI® D-PHY Specification.
Figure 5. RESET and Initalization Timing Definition While VCC is High
(1)
See the ULPS section of the data sheet for the ULPS entry and exit sequence.
(2)
ULPS entry and exit protocol and timing requirements must be met per MIPI® DPHY specification.
Figure 6. ULPS Timing Definition
10
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: SN65DSI85


Similar Part No. - SN65DSI85ZQE

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN65DSI85ZQER TI-SN65DSI85ZQER Datasheet
2Mb / 58P
[Old version datasheet]   SN65DSI85 MIPI짰 DSI Bridge to FlatLink??LVDS Dual Channel DSI to Dual-Link LVDS Bridge
More results

Similar Description - SN65DSI85ZQE

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN65DSI85-Q1 TI1-SN65DSI85-Q1 Datasheet
194Kb / 7P
[Old version datasheet]   MIPI DSI Bridge to FlatLink LVDS Dual-Channel DSI to Dual-Link LVDS Bridge
SN65DSI84 TI-SN65DSI84 Datasheet
1Mb / 37P
[Old version datasheet]   MIPI DSI BRIDGE TO FLATLINK LVDS Single Channel DSI to Dual-Link LVDS Bridge
SN65DSI83 TI-SN65DSI83 Datasheet
1Mb / 34P
[Old version datasheet]   MIPI DSI BRIDGE TO FLATLINK LVDS Single Channel DSI to Single-Link LVDS Bridge
SN65DSI85 TI-SN65DSI85_V01 Datasheet
2Mb / 58P
[Old version datasheet]   SN65DSI85 MIPI짰 DSI Bridge to FlatLink??LVDS Dual Channel DSI to Dual-Link LVDS Bridge
SN65DSI84 TI-SN65DSI84_V01 Datasheet
2Mb / 50P
[Old version datasheet]   SN65DSI84 MIPI짰 DSI Bridge To FLATLINK??LVDS Single Channel DSI to Dual-Link LVDS Bridge
SN65DSI83 TI-SN65DSI83_V01 Datasheet
2Mb / 49P
[Old version datasheet]   SN65DSI83 MIPI짰 DSI Bridge to FlatLink??LVDS Single-Channel DSI to Single-Link LVDS Bridge
SN65DSI84-Q1 TI1-SN65DSI84-Q1 Datasheet
779Kb / 52P
[Old version datasheet]   Automotive Single-Channel MIPI DSI to Dual-Link LVDS Bridge
SN65DSI83-Q1 TI1-SN65DSI83-Q1 Datasheet
770Kb / 51P
[Old version datasheet]   Automotive Single-Channel MIPI짰 DSI to Single-Link LVDS Bridge
SN65DSI86-Q1 TI1-SN65DSI86-Q1 Datasheet
1Mb / 81P
[Old version datasheet]   MIPI DSI to eDP Bridge
DS90UB941AS-Q1 TI1-DS90UB941AS-Q1 Datasheet
1Mb / 139P
[Old version datasheet]   DSI to FPD-Link III Bridge Serializer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com