 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EM47FM3288SBB-125 Datasheet(PDF) 4 Page - Eorex Corporation |
|
||||||||||||||||||||||||||||||
EM47FM3288SBB-125 Datasheet(HTML) 4 Page - Eorex Corporation |
|
|
4 / 41 page  EM47FM3288SBB Jul. 2012 4/41 www.eorex.com Ball Description (Simplified) Pin Name Function G9,G10 CK, CK (System Clock) CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK . Output (read) data is referenced to the crossings of CK and CK (both directions of crossing). H4 CS (Chip Select) All commands are masked when CS is registered HIGH. CS provides for external Rank selection on systems with multiple Ranks. CS is considered part of the command code. G11 CKE (Clock Enable) CKE high activates and CKE low deactivates internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self- refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After VREFCA has become stable during the power on and initialization sequence, it must be maintained during all operations (including self-refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK , ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self -refresh. K4,J9,K3,L4, K9,L3,K10,L2, L9,K2,H9,L10, K11,L11,H10, H11 A0~A9,A10/AP, A11,A12( BC ), A13, A14, A15 (Address) Provided the row address (RA0 – RA15) for active commands and the column address (CA0-CA9) and auto precharge bit for read/write commands to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). The address inputs also provide the op-code during Mode Register Set commands. A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details. K1,K12,H2 BA0, BA1,BA2 (Bank Address) BA0 – BA2 define to which bank an active, read, write or precharge command is being applied. Bank address also determines if the mode register is to be accessed during a MRS cycle. H3 ODT (On Die Termination) ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS , DMU and DML signal. The ODT pin will be ignored if the Mode Register MR1 is programmed to disable ODT. |
Similar Part No. - EM47FM3288SBB-125 |
|
Similar Description - EM47FM3288SBB-125 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
