Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7878KN Datasheet(PDF) 7 Page - Analog Devices

Part # AD7878KN
Description  LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7878KN Datasheet(HTML) 7 Page - Analog Devices

Back Button AD7878KN Datasheet HTML 3Page - Analog Devices AD7878KN Datasheet HTML 4Page - Analog Devices AD7878KN Datasheet HTML 5Page - Analog Devices AD7878KN Datasheet HTML 6Page - Analog Devices AD7878KN Datasheet HTML 7Page - Analog Devices AD7878KN Datasheet HTML 8Page - Analog Devices AD7878KN Datasheet HTML 9Page - Analog Devices AD7878KN Datasheet HTML 10Page - Analog Devices AD7878KN Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
AD7878
–7–
REV. A
17 (16 read plus 1 write) operations all occur during tLOW time
periods, the conversion time will slip by 17 CLK IN cycles.
Therefore, if read or write operations can occur during tLOW
periods, it means that the conversion time for the ADC can vary
from 7
µs to 9.12 µs (assuming 8 MHz CLK IN). This calcula-
tion assumes there is a slippage of one CLK IN cycle for each
read or write operation.
INITIATING A CONVERSION
Conversion is initiated on the AD7878 by asserting the
CONVST
input. This
CONVST input is an asynchronous input indepen-
dent of either the ADC or DSP clocks. This is essential for applica-
tions where precise sampling in time is important. In these applica-
tions the signal sampling must occur at exactly equal intervals to
minimize errors due to sampling uncertainty or jitter. In these cases
the
CONVST input is driven from a tamer or some precise clock
source. On receipt of a
CONVST pulse, the AD7878 acknowl-
edges by taking the
BUSY output low. This BUSY output can be
used to ensure no bus activity while the track/hold goes from track
to hold mode (see Extended Read/Write section). The
CONVST
input must stay low for at least two CLK IN periods. The track/
hold amplifier switches from the track to hold mode on the rising
edge of
CONVST and conversion is also initiated at this point.
The
BUSY output returns high after the CONVST input goes high
and the ADC begins its successive approximation routine. Once
conversion has been initiated another conversion start should not
be attempted until the full conversion cycle has been completed.
Figure 5 shows the taming diagram for the conversion start.
In applications where precise sampling is not critical, the
CONVST pulse can be generated from a microprocessor WR
or
RD line gated with a decoded address (different from the
AD7878
CS address). Note that the CONVST pulse width
must be a minimum of two AD7878 CLK IN cycles.
Figure 5. Conversion Start Timing Diagram
READ/WRITE OPERATIONS
The AD7878 read/write operations consist of reading from the
FIFO memory and reading and writing from the status/control
register. These operations are controlled by the
CS, DMRD,
DMWR and ADD0 logic inputs. A description of these operations
is given in the following sections. In addition to the basic read/write
operations there is an extended read/write operation. This can
occur if a read/write operation occurs during a
CONVST pulse.
This extended read/write is intended for use with microproces-
sors that can be driven into a WAIT state, and the scheme is
recommended for applications where an external timer controls
the
CONVST input asynchronously to the microprocessor read/
write operations.
Basic Read Operation
Figure 6 shows the timing diagram for a basic read operation on
the AD7878.
CS and DMRD going low accesses data from
either the status/control register or the FIFO memory. A read
operation with ADD0 low accesses data from the FIFO while a
read with ADD0 high accesses data from the status/ control
register.
Figure 6. Basic Read Operation
Basic Write Operation
A basic write operation to the AD7878 status/control register
consists of bringing
CS and DMWR low with ADD0 high. In-
ternally these signals are gated with CLK IN to provide an
internal REGISTER ENABLE signal (see Figure 7). The pulse
width of this REGISTER ENABLE signal is effectively the
overlap between the CLK IN low time and the
DMWR pulse.
This may result in shorter write pulse widths, data setup times
and data hold times than those given by the microprocessor.
The timing on the AD7878 timing diagram of Figure 8 is there-
fore given with respect to the internal REGISTER ENABLE
signal rather than the
DMWR signal.
Figure 7.
DMWR Internal Logic
Figure 8. Basic Write Operation


Similar Part No. - AD7878KN

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7878KN AD-AD7878KN Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results

Similar Description - AD7878KN

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A_15 Datasheet
256Kb / 12P
   LC MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7886 AD-AD7886 Datasheet
400Kb / 16P
   LC2MOS 12-Bit, 750 kHz/1 MHz, Sampling ADC
REV. B
AD7572 AD-AD7572 Datasheet
694Kb / 8P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572A AD-AD7572A Datasheet
816Kb / 12P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572AANZ10 AD-AD7572AANZ10 Datasheet
819Kb / 12P
   LC2MOS COMPLETE,HIGH SPEED 12-BIT ADC
REV. A
AD7883 AD-AD7883 Datasheet
349Kb / 12P
   LC2MOS 12-Bit, 3.3 V Sampling ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com