Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7878JN Datasheet(PDF) 5 Page - Analog Devices

Part # AD7878JN
Description  LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7878JN Datasheet(HTML) 5 Page - Analog Devices

  AD7878JN Datasheet HTML 1Page - Analog Devices AD7878JN Datasheet HTML 2Page - Analog Devices AD7878JN Datasheet HTML 3Page - Analog Devices AD7878JN Datasheet HTML 4Page - Analog Devices AD7878JN Datasheet HTML 5Page - Analog Devices AD7878JN Datasheet HTML 6Page - Analog Devices AD7878JN Datasheet HTML 7Page - Analog Devices AD7878JN Datasheet HTML 8Page - Analog Devices AD7878JN Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
AD7878
–5–
REV. A
ORDERING GUIDE
Signal-
Data
Temperature
to-Noise
Access
Package
Model
1, 2
Range
Ratio
Time
Options
3
AD7878JN
0
°C to +70°C
70 dB
57 ns
N-28
AD7878AQ
–25
°C to +85°C
70 dB
57 ns
Q-28
AD7878SQ
–55
°C to +125°C
70 dB
57 ns
Q-28
AD7878KN
0
°C to +70°C
72 dB
57 ns
N-28
AD7878BQ
–25
°C to +85°C
72 dB
57 ns
Q-28
AD7878LN
0
°C to +70°C
72 dB
41 ns
N-28
AD7878SE
4
–55
°C to +125°C
70 dB
57 ns
E-28A
AD7878JP
0
°C to +70°C
70 dB
57 ns
P-28A
AD7878KP
0
°C to +70°C
72 dB
57 ns
P-28A
AD7878LP
0
°C to +70°C
72 dB
41 ns
P-28A
NOTES
1To order MIL-STD-883, Class B processed parts, add /883B to part number.
Contact our local sales office for military data sheet.
2Analog Devices reserves the right to ship either ceramic (D-28) packages or
cerdip (Q-28) hermetic packages.
3E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip
Carrier, Q = Cerdip.
4Available to /883B processing only.
STATUS/CONTROL REGISTER
The status/control register serves the dual function of providing
control and monitoring the status of the FIFO memory. This
register is directly accessible through the data bus (DB11–DB0)
with a read or write operation while ADD0 is high. A write
operation to the status/control register provides control for the
ALFL output, bus interface and FIFO counter reset. This is
normally done on power-up initialization. The FIFO memory
address pointer is incremented after each conversion and com-
pared with a preprogrammed count in the status/control regis-
ter. When this preprogrammed count is reached, the
ALFL
output is asserted if the
ENAF control bit is set to zero. This
ALFL can be used to interrupt the microprocessor after any
predetermined number of conversions (between 1 and 8). The
status of the address pointer along with sample overrange and
ALFL status can be accessed at any time by reading the status/
control register. Note: reading the status/control register does
not cause any internal data movement in the FIFO memory.
Status information for a particular word should be read from the
status register before the data word is read from the FIFO
memory.
STATUS/CONTROL REGISTER FUNCTION
DESCRIPTION
DB11 (
ALFL)
Almost Full Flag, Read only. This is the same as Pin 6 (
ALFL
output) status. A logic low indicates that the word count in
the FIFO memory has reached the preprogrammed count in bit
locations DB10–DB8.
ALFL is updated at the end of conversion.
DB10–DB8 (AFC2–AFC0)
Almost Full Word Count, Read/Write. The count value deter-
mines the number of words in the FIFO memory, which will
cause
ALFL to be set. When the FIFO word count equals the
programmed count in these three bits, both the
ALFL output
and DB11 of the status register are set to a logic low. For ex-
ample, when a code of 011 is written to these bits,
ALFL is set
when Location 0 through Location 3 of the FIFO memory
contains valid data. AFC2 is the most significant bit of the word
count. The count value can be read back if required.
DB7 (
ENAF)
Enable Almost Full, Read/Write. Writing a 1 to this bit disables
the
ALFL output and status register bit DB11.
DB6 (FOVR/RESET)
FIFO Overrun/RESET, Read/Write. Reading a 1 from this bit
indicates that at least one sample has been discarded because
the FIFO memory is full. When the FIFO is full (i.e., contains
eight words) any further conversion results will be lost. Writing
a 1 to this bit causes a system RESET as per the
RESET input
(Pin 27).
DB5 (FOOR/DISO)
FIFO Out of RANGE/Disable Outputs, Read/Write. Reading a
1 from this bit indicates that at least one sample in the FIFO
memory is out of range. Writing a 0 to this bit prevents the data
bus from becoming active while
BUSY is low, regardless of the
state of
CS and DMRD.
DB4 (FEMP)
FIFO Empty, Read Only. Reading a 1 indicates there are no
samples in the FIFO memory. When the FIFO is empty the
internal ripple-down effects of the FIFO are disabled and fur-
ther reads will continue to access the last valid data word in
Location 0.
DB3 (SOOR)
Sample out of Range, Read Only. Reading a 1 indicates the next
sample to be read is out of range, i.e., the sample in Location 0
of the FIFO.
DB–DB0 (FCN2–FCN0)
FIFO Word Count, Read Only. The value read from these bits
indicates the number of samples in the FIFO memory. For
example, reading 011 from these bits indicates that Location 0
through Location 3 contains valid data. Note: reading all 0s
indicates there is either one word or no word in the FIFO
memory; in this case the FIFO Empty determines if there is no
word in memory. FCN2 is the most significant bit.
Table I. Status/Control Bit Function Description
BIT LOCATION
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
STATUS INFORMATION (READ)
ALFL
AFC2
AFC1
AFC0
ENAF
FOVR
FOOR
FEMP
SOOR
FCN2
FCN1
FCN0
CONTROL FUNCTION (WRITE)
X
AFC2
AFC1
AFC0
ENAF
RESET
DISO
X
XXX
X
RESET STATUS
1
0
0
0
0
0
0
1
0
0
0
0
X =DON’T CARE


Similar Part No. - AD7878JN

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7878JN AD-AD7878JN Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results

Similar Description - AD7878JN

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A_15 Datasheet
256Kb / 12P
   LC MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7886 AD-AD7886 Datasheet
400Kb / 16P
   LC2MOS 12-Bit, 750 kHz/1 MHz, Sampling ADC
REV. B
AD7572 AD-AD7572 Datasheet
694Kb / 8P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572A AD-AD7572A Datasheet
816Kb / 12P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572AANZ10 AD-AD7572AANZ10 Datasheet
819Kb / 12P
   LC2MOS COMPLETE,HIGH SPEED 12-BIT ADC
REV. A
AD7883 AD-AD7883 Datasheet
349Kb / 12P
   LC2MOS 12-Bit, 3.3 V Sampling ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com