Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7866ARU Datasheet(PDF) 7 Page - Analog Devices

Part # AD7866ARU
Description  Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7866ARU Datasheet(HTML) 7 Page - Analog Devices

Back Button AD7866ARU Datasheet HTML 3Page - Analog Devices AD7866ARU Datasheet HTML 4Page - Analog Devices AD7866ARU Datasheet HTML 5Page - Analog Devices AD7866ARU Datasheet HTML 6Page - Analog Devices AD7866ARU Datasheet HTML 7Page - Analog Devices AD7866ARU Datasheet HTML 8Page - Analog Devices AD7866ARU Datasheet HTML 9Page - Analog Devices AD7866ARU Datasheet HTML 10Page - Analog Devices AD7866ARU Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
REV. 0
AD7866
–7–
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The end-
points of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This applies when using Straight Binary output coding. It is the
deviation of the first code transition (00 . . . 000) to (00 . . . 001)
from the ideal, i.e., AGND + 1 LSB.
Offset Error Match
This is the difference in Offset Error between the two channels.
Gain Error
This applies when using Straight Binary output coding. It is the
deviation of the last code transition (111 . . . 110) to (111 . . . 111)
from the ideal (i.e., VREF – 1 LSB) after the offset error has been
adjusted out.
Gain Error Match
This is the difference in Gain Error between the two channels.
Zero Code Error
This applies when using the two’s complement output coding option,
in particular with the 2
× VREF input range as –VREF to +VREF biased
about the VREF point. It is the deviation of the midscale transition
(all 1s to all 0s) from the ideal VIN voltage, i.e., VREF – 1 LSB.
Zero Code Error Match
This is the difference in Zero Code Error between the two
channels.
Positive Gain Error
This applies when using the two’s complement output coding
option, in particular with the 2
× VREF input range as –VREF to
+VREF biased about the VREF point. It is the deviation of the
last code transition (011 . . . 110) to (011 . . . 111) from the
ideal (i.e., +VREF – 1 LSB) after the Zero Code Error has
been adjusted out.
Negative Gain Error
This applies when using the two’s complement output coding
option, in particular with the 2
× VREF input range as –VREF to
+VREF biased about the VREF point. It is the deviation of the first
code transition (100 . . . 000) to (100 . . . 001) from the ideal
(i.e., –VREF + 1 LSB) after the Zero Code Error error has been
adjusted out.
Track/Hold Acquisition Time
The track/hold amplifier returns into track mode after the end
of conversion. Track/Hold acquisition time is the time required
for the output of the track/hold amplifier to reach its final value,
within
±1/2 LSB, after the end of conversion.
Signal to (Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the
output of the A/D converter. The signal is the rms amplitude of
the fundamental. Noise is the sum of all nonfundamental signals
up to half the sampling frequency (fS/2), excluding dc. The ratio
is dependent on the number of quantization levels in the digiti-
zation process; the more levels, the smaller the quantization
noise. The theoretical signal to (noise + distortion) ratio for an
ideal N-bit converter with a sine wave input is given by:
Signal to (Noise + Distortion) = (6.02 N + 1.76) dB
Thus for a 12-bit converter, this is 74 dB.
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7866, it is defined as:
THD dB
VV
V
V
V
()
=
++
+
+
20
3
2
4
2
5
2
6
2
1
log
V
2
2
where V1 is the rms amplitude of the fundamental and V2, V3,
V4, V5, and V6 are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2 and excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is deter-
mined by the largest harmonic in the spectrum, but for ADCs
where the harmonics are buried in the noise floor, it will be a
noise peak.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and fb,
any active device with nonlinearities will create distortion products
at sum and difference frequencies of mfa
± nfb where m, n = 0,
1, 2, 3, etc. Intermodulation distortion terms are those for which
neither m nor n are equal to zero. For example, the second
order terms include (fa + fb) and (fa – fb), while the third order
terms include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa – 2fb).
The AD7866 is tested using the CCIF standard where two input
frequencies near the top end of the input bandwidth are used. In
this case, the second order terms are usually distanced in frequency
from the original sine waves while the third order terms are usually at
a frequency close to the input frequencies. As a result, the second
and third order terms are specified separately. The calculation of
the intermodulation distortion is as per the THD specification
where it is the ratio of the rms sum of the individual distortion
products to the rms amplitude of the sum of the fundamentals
expressed in dB.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of crosstalk
between channels. It is measured by applying a full-scale (2
× VREF),
455 kHz sine wave signal to all non selected input channels and
determining how much that signal is attenuated in the selected
channel with a 10 kHz signal (0 V to VREF). The figure given is
the worst-case across all four channels for the AD7866.
PSR (Power Supply Rejection)
See Performance Curves section.


Similar Part No. - AD7866ARU

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7866ARU AD-AD7866ARU Datasheet
585Kb / 24P
   Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
REV. A
AD7866ARU AD-AD7866ARU Datasheet
430Kb / 25P
   Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
AD7866ARUZ AD-AD7866ARUZ Datasheet
585Kb / 24P
   Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
REV. A
More results

Similar Description - AD7866ARU

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7866ARUZ AD-AD7866ARUZ Datasheet
585Kb / 24P
   Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
REV. A
AD7866 AD-AD7866_15 Datasheet
585Kb / 24P
   Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
REV. A
AD7866 AD-AD7866_17 Datasheet
430Kb / 25P
   Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
logo
Texas Instruments
ADS8028 TI-ADS8028 Datasheet
904Kb / 34P
[Old version datasheet]   12-Bit, 1-MSPS, 8-Channel, SAR ADC
logo
AMIC Technology
AD7485 AMICC-AD7485 Datasheet
769Kb / 16P
   1 MSPS, Serial 14-Bit SAR ADC
logo
Analog Devices
AD7485 AD-AD7485_15 Datasheet
986Kb / 15P
   1 MSPS, Serial 14-Bit SAR ADC
REV. A
AD7485 AD-AD7485 Datasheet
812Kb / 15P
   1 MSPS, Serial 14-Bit SAR ADC
AD4630-16 AD-AD4630-16 Datasheet
1Mb / 49P
   16-Bit, 2 MSPS, Dual Channel SAR ADC
Rev. 0
AD4630-24 AD-AD4630-24 Datasheet
2Mb / 49P
   24-Bit, 2 MSPS, Dual Channel SAR ADC
Rev. 0
AD7265 AD-AD7265 Datasheet
706Kb / 16P
   Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com