Electronic Components Datasheet Search |
|
AD5316 Datasheet(PDF) 1 Page - Analog Devices |
|
AD5316 Datasheet(HTML) 1 Page - Analog Devices |
1 / 20 page REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a AD5332/AD5333/AD5342/AD5343* One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000 2.5 V to 5.5 V, 230 A, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs AD5332 FUNCTIONAL BLOCK DIAGRAM (Other Diagrams Inside) POWER-ON RESET DAC REGISTER DAC REGISTER INPUT REGISTER INPUT REGISTER INTER- FACE LOGIC DB7 DB0 CS WR A0 CLR LDAC . . . VREFA RESET VREFB VOUTA BUFFER AD5332 VOUTB BUFFER VDD POWER-DOWN LOGIC PD GND 8-BIT DAC 8-BIT DAC FEATURES AD5332: Dual 8-Bit DAC in 20-Lead TSSOP AD5333: Dual 10-Bit DAC in 24-Lead TSSOP AD5342: Dual 12-Bit DAC in 28-Lead TSSOP AD5343: Dual 12-Bit DAC in 20-Lead TSSOP Low Power Operation: 230 A @ 3 V, 300 A @ 5 V via PD Pin Power-Down to 80 nA @ 3 V, 200 nA @ 5 V 2.5 V to 5.5 V Power Supply Double-Buffered Input Logic Guaranteed Monotonic by Design Over All Codes Buffered/Unbuffered Reference Input Options Output Range: 0–VREF or 0–2 VREF Power-On Reset to Zero Volts Simultaneous Update of DAC Outputs via LDAC Pin Asynchronous CLR Facility Low Power Parallel Data Interface On-Chip Rail-to-Rail Output Buffer Amplifiers Temperature Range: –40 C to +105 C APPLICATIONS Portable Battery-Powered Instruments Digital Gain and Offset Adjustment Programmable Voltage and Current Sources Programmable Attenuators Industrial Process Control GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply con- suming just 230 µA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incor- porate an on-chip output buffer that can drive the output to both supply rails, while the AD5333 and AD5342 allow a choice of buffered or unbuffered reference input. The AD5332/AD5333/AD5342/AD5343 have a parallel interface. CS selects the device and data is loaded into the input registers on the rising edge of WR. The GAIN pin on the AD5333 and AD5342 allows the output range to be set at 0 V to VREF or 0 V to 2 × VREF. Input data to the DACs is double-buffered, allowing simultaneous update of multiple DACs in a system using the LDAC pin. An asynchronous CLR input is also provided, which resets the contents of the Input Register and the DAC Register to all zeros. These devices also incorporate a power-on reset circuit that ensures that the DAC output powers on to 0 V and remains there until valid data is written to the device. The AD5332/AD5333/AD5342/AD5343 are available in Thin Shrink Small Outline Packages (TSSOP). *Protected by U.S. Patent Number 5,969,657; other patents pending. |
Similar Part No. - AD5316 |
|
Similar Description - AD5316 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |