Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


AD1852JRS Datasheet(PDF) 9 Page - Analog Devices

Part No. AD1852JRS
Description  Stereo, 24-Bit, 192 kHz Multibit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

 9 page
background image
AD1852
–9–
REV. 0
Table III. SPI Digital Timing
Min
Unit
tCCH
CCLK HI Pulsewidth
40
ns
tCCL
CCLK LOW Pulsewidth
40
ns
tCSU
CDATA Setup Time
10
ns
tCHD
CDATA Hold Time
10
ns
tCLL
CLATCH LOW Pulsewidth
10
ns
tCLH
CLATCH HI Pulsewidth
10
ns
tCLSU
CLATCH Setup Time
4
× t
MCLK
ns
Register Addresses
The lowest two bits of the 16-bit input word are decoded as fol-
lows to set the register that the upper 14 bits will written into.
VOLUME LEFT AND VOLUME RIGHT REGISTERS
A write operation to the left or right volume registers will acti-
vate the “autoramp” clickless volume control feature of the
AD1852. This feature works as follows. The upper 10 bits of the
volume control word will be incremented or decremented by 1 at
a rate equal to the input sample rate. The bottom four bits are
not fed into the autoramp circuit and thus take effect immediately.
This arrangement gives a worst-case ramp time of about 20 ms
for step changes of more than 60 dB, which has been deter-
mined by listening tests to be optimal in terms of preventing the
perception of a “click” sound on large volume changes. See Fig-
ure 8 for a graphical description of how the volume changes
as a function of time.
The 14-bit volume control word is used to multiply the signal,
and therefore the control characteristic is linear, not dB. A constant
dB/step characteristic can be obtained by using a lookup table
in the microprocessor that is writing to the SPI port. The volume
word is unsigned (i.e., 0 dB is 11 1111 1111 1111).
Table IV.
Bit 1
Bit 0
Register
0
0
Volume Left
1
0
Volume Right
0
1
Control Register
20ms
TIME
–60
–60
0
0
VOLUME REQUEST REGISTER
ACTUAL VOLUME REGISTER
Figure 8. Smooth Volume Control
SPI Timing
The SPI port is a 3-wire interface with serial data (CDATA),
serial bit clock (CCLK), and data latch (CLATCH). The
data is clocked into an internal shift register on the rising
edge of CCLK. The serial data should change on the falling
edge of CCLK and be stable on the rising edge of CCLK.
The rising edge of CLATCH is used internally to latch the par-
allel data from the serial-to-parallel converter. This rising edge
should be aligned with the falling edge of the last CCLK pulse
in the 16-bit frame. The CCLK can run continuously between
transactions.
Note that the serial control port timing is asynchronous to the
serial data port timing. Changes made to the attenuator level
will be updated on the next edge of the L/
RCLK after the
CLATCH write pulse as shown in Figure 7.
Mute
The AD1852 offers two methods of muting the analog output.
By asserting the MUTE (Pin 23) signal HI, both the left and
right channel are muted. As an alternative, the user can assert
the mute bit in the serial control register (data11) HI. The
AD1852 has been designed to minimize pops and clicks when
muting and unmuting the device by automatically “ramping”
the gain up or down. When the device is unmuted, the volume
returns to the value set in the volume register.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
AD1853Stereo 24-Bit 192 kHz Multibit DAC 1 2 3 4 5 MoreAnalog Devices
CS4391A24-BIT 192 kHz STEREO DAC WITH VOLUME CONTROL 1 2 3 4 5 MoreCirrus Logic
CS4340A24-Bit 192 kHz Stereo DAC for Audio  1 2 3 4 5 MoreCirrus Logic
CS4341A24-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
CS439124-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
CS439224-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
AD1833A24-Bit 192 kHz DAC 1 2 3 4 5 MoreAnalog Devices
CS427224-Bit 192 kHz Stereo Audio CODEC 1 2 3 4 5 MoreCirrus Logic
AD19394 ADC/8 DAC with PLL 192 kHz 24-Bit CODEC 1 2 3 4 5 MoreAnalog Devices
AD1833Multichannel 24-Bit 192 kHz DAC 1 2 3 4 5 MoreAnalog Devices

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl