Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


AD1852JRS Datasheet(PDF) 7 Page - Analog Devices

Part No. AD1852JRS
Description  Stereo, 24-Bit, 192 kHz Multibit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

 7 page
background image
AD1852
–7–
REV. 0
OPERATING FEATURES
Serial Data Input Port
The AD1852’s flexible serial data input port accepts data in
twos-complement, MSB-first format. The left channel data field
always precedes the right channel data field. The serial mode is
set by using either the external mode pins (IDPM0 Pin 21 and
IDPM1 Pin 20) or the mode select bits (Bits 4 and 5) in the SPI
control register. To control the serial mode using the external
mode pins, the SPI mode select bits should be set to zero (default
at power-up). To control the serial mode using the SPI mode
select bits, the external mode control pins should be grounded.
In all modes except for the right-justified mode, the serial port
will accept an arbitrary number of bits up to a limit of 24. Extra
bits will not cause an error, but they will be truncated internally.
In the right-justified mode, control register Bits 8 and 9 are used
to set the wordlength to 16 bits, 20 bits, or 24 bits. The default
on power- up is 24-bit mode. When the SPI Control Port is not
being used, the SPI pins (3, 4, and 5) should be tied LO.
Serial Data Input Mode
The AD1852 uses two multiplexed input pins to control the mode
configuration of the input data port mode. See Table I.
Figure 1 shows the right-justified mode (16 bits shown). L/
RCLK
is HI for the left channel, LO for the right channel. Data is valid
on the rising edge of BCLK.
In normal operation, there are 64-bit clocks per frame (or 32
per half-frame). When the SPI wordlength control bits (Bits 8
and 9 in the control register) are set to 24 bits (0:0), the serial
port will begin to accept data starting at the eighth bit clock
pulse after the L/
RCLK transition. When the wordlength con-
trol bits are set to 20-bit mode, data is accepted starting at
the twelfth-bit clock position. In 16-bit mode, data is accepted
starting at the sixteenth-bit clock position. These delays are
independent of the number of bit clocks per frame, and therefore
other data formats are possible using the delay values described
above. For detailed timing, see Figure 6.
Figure 2 shows the I
2S mode. L/
RCLK is LO for the left chan-
nel and HI for the right channel. Data is valid on the rising edge
of BCLK. The MSB is left-justified to an L/
RCLK transition
but with a single BCLK period delay. The I
2S mode can be used
to accept any number of bits up to 24.
Figure 3 shows the left-justified mode. L/
RCLK is HI for the
left channel, and LO for the right channel. Data is valid on the
rising edge of BCLK. The MSB is left-justified to an L/
RCLK
transition, with no MSB delay. The left-justified mode can
accept any wordlength up to 24 bits, and any number of bit clocks
from two times the word length to 64 bit clocks per frame.
Figure 4 shows the DSP serial port mode. L/
RCLK must pulse
HI for at least one bit clock period before the MSB of the left
channel is valid, and L/
RCLK must pulse HI again for at least
one bit clock period before the MSB of the right channel is valid.
Data is valid on the falling edge of BCLK. The DSP serial port
mode can be used with any wordlength up to 24 bits.
In this mode, it is the responsibility of the DSP to ensure that
the left data is transmitted with the first L/
RCLK pulse, and
that synchronism is maintained from that point forward.
tDLS
BCLK
L/
RCLK
SDATA
LEFT-JUSTIFIED
MODE
SDATA
RIGHT-JUSTIFIED
MODE
LSB
SDATA
I2S-JUSTIFIED
MODE
tDBH
tDBP
tDBL
tDDS
MSB
MSB-1
tDDH
tDDS
MSB
tDDH
tDDS
tDDS
tDDH
tDDH
MSB
8-BIT CLOCKS
(24-BIT DATA)
12-BIT CLOCKS
(20-BIT DATA)
16-BIT CLOCKS
(16-BIT DATA)
Figure 6. Serial Data Port Timing




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
AD1853Stereo 24-Bit 192 kHz Multibit DAC 1 2 3 4 5 MoreAnalog Devices
CS4391A24-BIT 192 kHz STEREO DAC WITH VOLUME CONTROL 1 2 3 4 5 MoreCirrus Logic
CS4340A24-Bit 192 kHz Stereo DAC for Audio  1 2 3 4 5 MoreCirrus Logic
CS4341A24-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
CS439124-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
CS439224-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
AD1833A24-Bit 192 kHz DAC 1 2 3 4 5 MoreAnalog Devices
CS427224-Bit 192 kHz Stereo Audio CODEC 1 2 3 4 5 MoreCirrus Logic
AD19394 ADC/8 DAC with PLL 192 kHz 24-Bit CODEC 1 2 3 4 5 MoreAnalog Devices
AD1833Multichannel 24-Bit 192 kHz DAC 1 2 3 4 5 MoreAnalog Devices

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl