© 2009 Fairchild Semiconductor Corporation

www.fairchildsemi.com

FAN5701 • Rev. 1.0.3

11

B

A

3.00

0.10

CA B

0.05

C

TOP VIEW

BOTTOM VIEW

RECOMMENDED LAND PATTERN

0.10 C

0.08 C

C

0.05

0.00

0.10 C

2X

0.55 MAX

SIDE VIEW

SEATING

PLANE

0.10 C

PIN #1 IDENT

(0.15)

PIN 1 IDENT

1

4

12

9

13

16

5

8

0.50

3.00

0.50

2X

1.75

1.65

1.75

1.65

NOTES:

A. DESIGN CONFORMS TO JEDEC MO-248.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS AND TOLERANCES PER

ASME Y14.5M, 1994.

D. LAND PATTERN RECOMMENDATION FROM

PCB MATRIX IPC LP CALCULATOR (V2009).

E. DRAWING FILENAME: MKT-UMLP16Brev1.

1.75

1.75

3.00

3.00

16X 0.30

16X 0.75

16X 0.42

0.32

16X 0.30

0.20

0.50

Figure 17.

UMLP-16 Dimensions

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without

notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most

recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which

covers Fairchild products.

Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: