 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CXD2507AQ Datasheet(PDF) 5 Page - Sony Corporation |
|
||||||||||||||||||||||||||||||
CXD2507AQ Datasheet(HTML) 5 Page - Sony Corporation |
|
|
5 / 38 page  – 5 – CXD2507AQ Notes) 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 FSTT C4M DOUT EMPH WFCK VSS SCOR SBSO EXCK SQSO SQCK MUTE SENS XRST DATA XLAT CLOK SEIN CNIN DATO XLTO VDD CLKO SPOA SPOB SPOC SPOD XLON O O O O O — O O I O I I O I I I I I I O O — O I I I I O 1, 0 1, 0 1, 0 1, 0 1, 0 — 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 — 1, 0 1, 0 2/3 frequency divider output for Pins 34 and 35. 4.2336MHz output. Digital Out output. Outputs high signal when the playback disc has emphasis, low signal when no emphasis. WFCK output. GND. Outputs high signal when either subcode sync S0 or S1 is detected. Sub P to W serial output. SBSO readout clock input. SubQ 80-bit serial output. SQSO readout clock input. High: mute; low: release SENS output to CPU. System reset. Reset when low. Serial data input from CPU. Latch input from CPU. Serial data is latched at the falling edge. Serial data transfer clock input from CPU. Sense input from SSP. Track jump count signal input. Serial data output to SSP. Serial data latch output to SSP. Latched at the falling edge. Power supply (+5V). Serial data transfer clock output to SSP. Microcomputer extended interface (input A). Microcomputer extended interface (input B). Microcomputer extended interface (input C). Microcomputer extended interface (input D). Microcomputer extended interface (output). Pin No. Symbol I/O Description • PCMD is two's complement output of MSB first. • GTOP is used to monitor the frame sync protection status. • XUGF is the negative pulse for the frame sync derived from the EFM signal. It is the signal before sync protection. • XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide. • GFS goes high when the frame sync and the insertion protection timing match. • RFCK is derived from the crystal accuracy. This signal has a cycle of 136µ. • C2PO represents the data error status. • XRAOF is generated when the 16K RAM exceeds the ±4F jitter margin. |
Similar Part No. - CXD2507AQ |
|
Similar Description - CXD2507AQ |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
