Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TNETE110APCM Datasheet(PDF) 9 Page - Texas Instruments

Part # TNETE110APCM
Description  PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETE110APCM Datasheet(HTML) 9 Page - Texas Instruments

Back Button TNETE110APCM Datasheet HTML 5Page - Texas Instruments TNETE110APCM Datasheet HTML 6Page - Texas Instruments TNETE110APCM Datasheet HTML 7Page - Texas Instruments TNETE110APCM Datasheet HTML 8Page - Texas Instruments TNETE110APCM Datasheet HTML 9Page - Texas Instruments TNETE110APCM Datasheet HTML 10Page - Texas Instruments TNETE110APCM Datasheet HTML 11Page - Texas Instruments TNETE110APCM Datasheet HTML 12Page - Texas Instruments TNETE110APCM Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
ThunderLAN
™ TNETE110A
PCI ETHERNET
™ CONTROLLER
SINGLE-CHIP 10 BASE-T
SPWS022A – APRIL 1996 – REVISED NOVEMBER 1996
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
PCI interface (PCIIF)
The TNETE110A PCIIF contains a byte-aligning DMA controller that allows frames to be fragmented into any
byte length and transferred to any byte address while supporting 32-bit data streaming. For multipriority
networks it can provide multiple data channels, each with separate lists, commands, and status. Data for the
channels is passed to and from the PH by way of circular buffer FIFOs in the SRAM, controlled through FIFO
registers. The configuration EEPROM interface (CEI), BIOS ROM /LED driver interface (BRI), configuration and
I / O memory registers (CIOREGS), and DMA controller are subblocks of the PCIIF. The features of these
subblocks are as follows:
configuration EEPROM interface (CEI)
The CEI provides a means for autoconfiguration of the PCI configuration registers. Certain registers in the PCI
configuration space may be loaded using the CEI. Autoconfiguration allows builders of TNETE110A-based
systems to customize the contents of these registers to identify their own system, rather than using the TI
defaults. The EEPROM is read at power up and can then be read from, and written to, under program control.
BIOS ROM / LED driver interface (BRI)
The BRI addresses and reads data from an external BIOS ROM via a multiplexed byte-wide bus. The ROM
address / data pins can also be multiplexed to drive external status LEDs.
configuration and I / O memory registers (CIOREGS)
The CIOREGS reside in the configuration space, which is 256 bytes in length. The first 64 bytes of the
configuration space is the header region, which is explicitly defined by the PCI standard.
DMA controller (DMAC)
The DMAC is responsible for coordinating TNETE110A requests for mastership of the PCI bus. The DMAC
provides byte-aligning DMA control allowing byte-size fragmented frames to be transferred to any byte address
while supporting 32-bit data streaming.
protocol handler (PH)
The PH implements the serial protocols of the network. On transmit, it serializes data, adds framing and CRC
fields, and interfaces to the network PHY. On receive, it provides address recognition, CRC and error checking,
frame disassembly, and deserialization. Data for multiple channels is passed to and from the PH by way of
circular buffer FIFOs in the FSRAM controlled through FPREGS.
10 Base-T physical layer (PHY)
The PHY acts as an on-chip front-end providing physical layer functions for 10 Base-5 (AUI), 10 Base-2, and
10 Base-T (twisted pair). The PHY provides Manchester encoding / decoding from smart squelch, jabber
detection, link pulse detection, autopolarity control, 10 Base-T transmission waveshaping, and antialiasing
filtering. Connection to the AUI drop cable for the 10 Base-T twisted pair is made via simple isolation
transformers (see Figure 2) and no external filter networks are required. Suitable external termination
components allow the use of either shielded or unshielded twisted-pair cable (150
W or 100 W). Some of the
key features of the on-chip PHY include the following:
D Integrated filters
D 10 Base-T transceiver
D AUI transceiver
D 10 Base-2 transceiver
D Autopolarity (reverse polarity correction)
D Loopback for twisted pair and AUI
D Full-duplex mode for simultaneous 10 Base-T transmission and reception
D Low power


Similar Part No. - TNETE110APCM

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TNETE110 TI1-TNETE110 Datasheet
347Kb / 24P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110PCE TI1-TNETE110PCE Datasheet
347Kb / 24P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110PM TI1-TNETE110PM Datasheet
380Kb / 26P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
More results

Similar Description - TNETE110APCM

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TNETE110PM TI1-TNETE110PM Datasheet
380Kb / 26P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110 TI1-TNETE110 Datasheet
347Kb / 24P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE100 TI1-TNETE100 Datasheet
374Kb / 26P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLANE
TNETE100A TI1-TNETE100A Datasheet
387Kb / 26P
[Old version datasheet]   PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN
TNETE100PM TI1-TNETE100PM Datasheet
400Kb / 27P
[Old version datasheet]   PCI ETHERNETE CONTROLLER WITH POWER MANAGEMENT SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN
logo
Broadcom Corporation.
BCM5700 BOARDCOM-BCM5700 Datasheet
154Kb / 1P
   PCI - X 10/100/1000 BASE -T CONTROLLER
logo
Texas Instruments
TNETE100APCM TI1-TNETE100APCM Datasheet
363Kb / 26P
[Old version datasheet]   SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN
TNETE100PMPGE TI-TNETE100PMPGE Datasheet
351Kb / 26P
[Old version datasheet]   SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLANE
logo
Advanced Micro Devices
AM79C978 AMD-AM79C978 Datasheet
3Mb / 261P
   Single-Chip 1/10 Mbps PCI Home Networking Controller
logo
SMSC Corporation
LAN9118 SMSC-LAN9118 Datasheet
213Kb / 6P
   HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com