S34ML04G100BFI010 datasheet(6/73 Pages) SPANSION

Part #	S34ML04G100BFI010

Description	Spansion짰 SLC NAND Flash Memory for Embedded

Download	73 Pages

Scroll/Zoom	100%

Manufacturer	SPANSION [SPANSION]

Direct Link	http://www.spansion.com

Logo

6 / 73 page

6Spansion

®

SLC NAND Flash Memory for Embedded

S34ML01G1_04G1_10 September 6, 2012

Data

Sheet

(Pre limin ar y)

Figures

Figure 1.1

Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Figure 1.2

48-Pin TSOP1 Contact x8, x16 Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Figure 1.3

63-BGA Contact, x8 Device (Balls Down, Top View). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Figure 1.4

63-VFBGA Contact, x16 Device (Balls Down, Top View) . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Figure 1.5

Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Figure 1.6

Array Organization — x8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Figure 1.7

Array Organization — x16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Figure 3.1

Page Reprogram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Figure 3.2

Page Reprogram with Data Manipulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Figure 4.1

Ready/Busy Pin Electrical Application . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Figure 4.2

WP# Low Timing Requirements during Program/Erase Command Sequence . . . . . . . . . . . 37

Figure 6.1

Command Latch Cycle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Figure 6.2

Address Latch Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Figure 6.3

Input Data Latch Cycle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Figure 6.4

Data Output Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Figure 6.5

Data Output Cycle Timing (EDO). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Figure 6.6

Page Read Operation (Read One Page) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Figure 6.7

Page Read Operation Intercepted by CE# . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Figure 6.8

Page Read Operation Timing with CE# Don’t Care . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Figure 6.9

Page Program Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Figure 6.10

Page Program Operation Timing with CE# Don’t Care . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

Figure 6.11

Random Data Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

Figure 6.12

Random Data Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Figure 6.13

Multiplane Page Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Figure 6.14

Multiplane Page Program (ONFI 1.0 Protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Figure 6.15

Block Erase Operation (Erase One Block). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Figure 6.16

Multiplane Block Erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

Figure 6.17

Multiplane Block Erase (ONFI 1.0 Protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

Figure 6.18

Copy Back Read with Optional Data Readout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Figure 6.19

Copy Back Program with Random Data Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Figure 6.20

Multiplane Copy Back Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

Figure 6.21

Multiplane Copy Back Program (ONFI 1.0 Protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Figure 6.22

Status / EDC Read Cycle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Figure 6.23

Read Status Enhanced Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

Figure 6.24

Read Status Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

Figure 6.25

Read Status Enhanced Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

Figure 6.26

Reset Operation Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Figure 6.27

Read Cache Operation Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Figure 6.28

“Sequential” Read Cache Timing, Start (and Continuation) of Cache Operation . . . . . . . . . 56

Figure 6.29

“Random” Read Cache Timing, Start (and Continuation) of Cache Operation . . . . . . . . . . . 56

Figure 6.30

Read Cache Timing, End Of Cache Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Figure 6.31

Cache Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Figure 6.32

Multiplane Cache Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Figure 6.33

Multiplane Cache Program (ONFI 1.0 Protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

Figure 6.34

Read ID Operation Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Figure 6.35

Read ID2 Operation Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Figure 6.36

ONFI Signature Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

Figure 6.37

Read Parameter Page Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

Figure 6.38

OTP Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

Figure 6.39

Power On and Data Protection Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

Figure 6.40

Program Enabling / Disabling Through WP# Handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

Figure 6.41

Erase Enabling / Disabling Through WP# Handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

Figure 7.1

TS/TSR 48 — 48-lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline . . . . . . . . 64

Figure 7.2

VBM063 — 63-Pin BGA, 11 mm x 9 mm Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

Similar Part No. - S34ML04G100BFI010

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	S34ML04G1	1Mb / 71P	1 Gb/2 Gb/4 Gb, 3 V, SLC NAND Flash for Embedded

More results

Similar Description - S34ML04G100BFI010

Manufacturer	Part #	Datasheet	Description
Toshiba Semiconductor	TC58NVG2S0FTA00	67Kb / 3P	NAND Flash Memory(SLC Middle Capacity)
Cypress Semiconductor	S34MS01G2	2Mb / 74P	1 Gbit/2 Gbit/4 Gbit SLC NAND Flash for Embedded
STMicroelectronics	UM1653	1Mb / 45P	STM32 Advanced NAND Flash Driver for SLC NAND
Cypress Semiconductor	S34ML01G2	7Mb / 76P	1 Gb, 2 Gb, 4 Gb, 3 V, 4-bit ECC, SLC NAND Flash Memory for Embedded
	S34ML01G1	1Mb / 71P	1 Gb/2 Gb/4 Gb, 3 V, SLC NAND Flash for Embedded
	S34MS01G1	1Mb / 71P	1-bit ECC, x8 and x16 I/O, 1.8V VCC SLC NAND Flash for Embedded
Eon Silicon Solution In...	EN27LN51208	2Mb / 46P	512 Megabit (64 M x 8) SLC, 3.3 V NAND Flash Memory
Winbond	W25M02GW	2Mb / 68P	1.8V 2G-BIT (2 x 1G-BIT) SERIAL SLC NAND FLASH MEMORY WITH
OKI electronic componet...	ML54051	283Kb / 37P	NAND Flash Memory Controller
Elite Semiconductor Mem...	F50L512M41A	700Kb / 36P	SPI-NAND Flash Memory

More results

S34ML04G100BFI010 Datasheet(PDF) 6 Page - SPANSION

S34ML04G100BFI010 Datasheet(HTML) 6 Page - SPANSION

Similar Part No. - S34ML04G100BFI010

Similar Description - S34ML04G100BFI010

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL