Internal

compensated

Error Amp.

Sawtooth

Generator

Skip Comp.Low

PWM

Comp.

Average

CurrentDetector

Skip ModeEntry

VREF

Control

Stage

GateDriver

PMOSCurrent

LimitComparator

NMOSCurrent

LimitComparator

LoadComparator

VREF-1%

FB

VOUT1

FB_VOUT

Undervoltage

Lockout

Thermal

Shutdown

Softstart

VIN

GND

MODE

Error Amp.

Sawtooth

Generator

PWM

Comp.

VREF

Control

Stage

GateDriver

PMOSCurrent

LimitComparator

NMOSCurrent

LimitComparator

LoadComparator

FB_VOUT2

Thermal

Shutdown

Softstart

VIN

GND

MODE

CLK180°

Easy Scale

Interface

CLK0°

CLK180°

2.25MHz

Oscillator

Converter1

Converter2

SW1

SW2

ADJ2

FB1

DEF1

Mode/

DATA

EN1

EN2

VIN

GND

Ext. res. network

Reference

Average

CurrentDetector

Skip ModeEntry

ACK

MOSFET

Opendrain

Internal

compensated

Skip Comp.

VREF+1%

FB_VOUT

Skip Comp.Low

VREF-1%

FB_VOUT

Skip Comp.

VREF+1%

FB_VOUT

Note A

RI1

RI..N

Int.Resistor

Network

C

ff

25pF

Register

DEF1_High

DEF1_Low

RI1

RI..N

Int.Resistor

Network

C

Register

DEF2

NoteB

TPS62410-Q1

SLVSAA8 – MARCH 2010

www.ti.com

FUNCTIONAL BLOCK DIAGRAM

A.

In fixed output voltage version, the PIN DEF_1 is connected to an internal digital input and disconnected from the

error amplifier

B.

To set the output voltage of Converter 2 via EasyScale Interface, ADJ2 pin must be directly connected to VOUT2

6

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): TPS62410-Q1