Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SL74HCT74N Datasheet(PDF) 4 Page - System Logic Semiconductor

Part # SL74HCT74N
Description  Dual D Flip-Flop with Set and Reset(High-Performance Silicon-Gate CMOS)
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SLS [System Logic Semiconductor]
Direct Link  http://www.slsemicon.co.kr/e_index.htm
Logo SLS - System Logic Semiconductor

SL74HCT74N Datasheet(HTML) 4 Page - System Logic Semiconductor

  SL74HCT74N Datasheet HTML 1Page - System Logic Semiconductor SL74HCT74N Datasheet HTML 2Page - System Logic Semiconductor SL74HCT74N Datasheet HTML 3Page - System Logic Semiconductor SL74HCT74N Datasheet HTML 4Page - System Logic Semiconductor SL74HCT74N Datasheet HTML 5Page - System Logic Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 5 page
background image
SL74HCT74
System Logic
Semiconductor
SLS
AC ELECTRICAL CHARACTERISTICS(V
CC =5.0 V
±10%,C
L=50pF,Input t r=tf=6.0 ns)
Guaranteed Limit
Symbol
Parameter
25
°C
to
-55
°C
≤85°C
≤125°C
Unit
fmax
Maximum Clock Frequency (50% Duty Cycle)
(Figures 1 and 4)
30
24
20
MHz
tPLH, tPHL
Maximum Propagation Delay, Clock to Q or Q
(Figures 1 and 4)
24
30
36
ns
tPLH, tPHL
Maximum Propagation Delay, Set or Reset to Q or Q
(Figures 2 and 4)
24
30
36
ns
tTLH, tTHL
Maximum Output Transition Time, Any Output
(Figures 1 and 4)
15
19
22
ns
CIN
Maximum Input Capacitance
10
10
10
pF
Power Dissipation Capacitance (Per Enabled
Output)
Typical @25
°C,V
CC=5.0 V
CPD
Used to determine the no-load dynamic power
consumption:
PD=CPDVCC
2f+I
CCVCC
130
pF
TIMING REQUIREMENTS(V
CC =5.0 V
±10%,C
L=50pF,Input t r=tf=6.0 ns)
Guaranteed Limit
Symbol
Parameter
25
°C to-55°C
≤85°C
≤125°C
Unit
tsu
Minimum Setup Time, Data to Clock
(Figure 3)
15
19
22
ns
th
Minimum Hold Time, Clock to Data
(Figure 3)
3
3
3
ns
trec
Minimum Recovery Time, Set or Reset
Inactive to Clock (Figure 2)
6
8
9
ns
tw
Minimum Pulse Width, Clock (Figure
1)
15
19
22
ns
tw
Minimum Pulse Width, Set or Reset
(Figure 2)
15
19
22
ns
tr, tf
Maximum Input Rise and Fall Times
(Figure 1)
500
500
500
ns


Similar Part No. - SL74HCT74N

ManufacturerPart #DatasheetDescription
logo
System Logic Semiconduc...
SL74HCT00 SLS-SL74HCT00 Datasheet
33Kb / 4P
   Quad 2-Input NAND Gate(High-Performance Silicon-Gate CMOS)
SL74HCT00D SLS-SL74HCT00D Datasheet
33Kb / 4P
   Quad 2-Input NAND Gate(High-Performance Silicon-Gate CMOS)
SL74HCT00N SLS-SL74HCT00N Datasheet
33Kb / 4P
   Quad 2-Input NAND Gate(High-Performance Silicon-Gate CMOS)
SL74HCT02 SLS-SL74HCT02 Datasheet
33Kb / 4P
   Quad 2-Input NOR Gate(High-Performance Silicon-Gate CMOS)
SL74HCT02D SLS-SL74HCT02D Datasheet
33Kb / 4P
   Quad 2-Input NOR Gate(High-Performance Silicon-Gate CMOS)
More results

Similar Description - SL74HCT74N

ManufacturerPart #DatasheetDescription
logo
Integral Corp.
IN74HC74 INTEGRAL-IN74HC74 Datasheet
100Kb / 5P
   Dual D Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
IK Semicon Co., Ltd
IN74HCT74A IKSEMICON-IN74HCT74A Datasheet
228Kb / 6P
   Dual D Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
Integral Corp.
IN74HCT74A INTEGRAL-IN74HCT74A Datasheet
100Kb / 5P
   Dual D Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
KODENSHI_AUK CORP.
KK74HCT74A KODENSHI-KK74HCT74A Datasheet
241Kb / 6P
   Dual D Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
System Logic Semiconduc...
SL74HC74 SLS-SL74HC74 Datasheet
51Kb / 5P
   Dual D Flip-Flop with Set and Reset(High-Performance Silicon-Gate CMOS)
logo
KODENSHI_AUK CORP.
KK74ACT74 KODENSHI-KK74ACT74 Datasheet
318Kb / 6P
   Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
logo
IK Semicon Co., Ltd
IN74HCT109A IKSEMICON-IN74HCT109A Datasheet
231Kb / 6P
   Dual J-K Flip-Flop with set and Reset High-Performance Silicon-Gate CMOS
logo
Integral Corp.
IN74AC74 INTEGRAL-IN74AC74 Datasheet
165Kb / 5P
   Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
logo
IK Semicon Co., Ltd
IN74HC109A IKSEMICON-IN74HC109A Datasheet
230Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
KODENSHI_AUK CORP.
KK74HC109A KODENSHI-KK74HC109A Datasheet
242Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
More results


Html Pages

1 2 3 4 5


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com