AD9518-3ABCPZ datasheet(5/64 Pages) AD

Part #	AD9518-3ABCPZ

Description	6-Output Clock Generator with 6-Output Clock Generator with

Download	64 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

5 / 64 page

Data Sheet

AD9518-3

Rev. B | Page 5 of 64

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

CHARGE PUMP (CP)

CPV is CP pin voltage; VCP is charge pump power supply voltage

ICP Sink/Source

Programmable

High Value

4.8

mA

With CPRSET = 5.1 kΩ

Low Value

0.60

mA

Absolute Accuracy

2.5

%

CPV = VCP/2 V

CPRSET Range

2.7/10

kΩ

ICP High Impedance Mode Leakage

1

nA

Sink-and-Source Current Matching

2

%

0.5 < CPV < VCP − 0.5 V

ICP vs. CPV

1.5

%

0.5 < CPV < VCP − 0.5 V

ICP vs. Temperature

2

%

CPV = VCP/2 V

PRESCALER (PART OF N DIVIDER)

See the VCXO/VCO Feedback Divider N—P, A, B, R section

Prescaler Input Frequency

P = 1 FD

300

MHz

P = 2 FD

600

MHz

P = 3 FD

900

MHz

P = 2 DM (2/3)

200

MHz

P = 4 DM (4/5)

1000

MHz

P = 8 DM (8/9)

2400

MHz

P = 16 DM (16/17)

3000

MHz

P = 32 DM (32/33)

3000

MHz

Prescaler Output Frequency

300

MHz

A, B counter input frequency (prescaler input frequency

divided by P)

PLL DIVIDER DELAYS

Register 0x019: R, Bits[5:3]; N, Bits[2:0] (see

Table 44)

000

Off

ps

001

330

ps

010

440

ps

011

550

ps

100

660

ps

101

770

ps

110

880

ps

111

990

ps

NOISE CHARACTERISTICS

In-Band Phase Noise of the Charge

Pump/Phase Frequency Detector

(In-Band Is Within the LBW of the PLL)

The PLL in-band phase noise floor is estimated by measuring the

in-band phase noise at the output of the VCO and subtracting

20 log(N) (where N is the value of the N divider)

At 500 kHz PFD Frequency

−165

dBc/Hz

At 1 MHz PFD Frequency

−162

dBc/Hz

At 10 MHz PFD Frequency

−151

dBc/Hz

At 50 MHz PFD Frequency

−143

dBc/Hz

PLL Figure of Merit (FOM)

−220

dBc/Hz

Reference slew rate > 0.25 V/ns; FOM + 10 log(fPFD) is an

approximation of the PFD/CP in-band phase noise (in the flat

region) inside the PLL loop bandwidth; when running closed-

loop, the phase noise, as observed at the VCO output, is increased

by 20 log(N)

PLL DIGITAL LOCK DETECT WINDOW2

Signal available at LD, STATUS, and REFMON pins when

selected by appropriate register settings

Required to Lock (Coincidence of Edges)

Selected by Register 0x017[1:0] and Register 0x018[4]

Low Range (ABP 1.3 ns, 2.9 ns)

3.5

ns

Register 0x017[1:0] = 00b, 01b,11b; Register 0x018[4] = 1b

High Range (ABP 1.3 ns, 2.9 ns)

7.5

ns

Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 0b

High Range (ABP 6.0 ns)

3.5

ns

Register 0x017[1:0] = 10b; Register 0x018[4] = 0b

To Unlock After Lock (Hysteresis)2

Low Range (ABP 1.3 ns, 2.9 ns)

7

ns

Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 1b

High Range (ABP 1.3 ns, 2.9 ns)

15

ns

Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 0b

High Range (ABP 6.0 ns)

11

ns

Register 0x017[1:0] = 10b; Register 0x018[4] = 0b

1 REFIN and REFIN self-bias points are offset slightly to avoid chatter on an open input condition.

2 For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.

Similar Part No. - AD9518-3ABCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9518-3	1Mb / 64P	6-Output Clock Generator with Integrated 2.0 GHz VCO Rev. C

More results

Similar Description - AD9518-3ABCPZ

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9518-0	1Mb / 64P	6-Output Clock Generator REV. C
Integrated Device Techn...	9FGL06	326Kb / 19P	6-output 3.3V PCIe Clock Generator
Analog Devices	AD9518-4	1Mb / 61P	6-Output Clock Generator with Integrated 1.6 GHz VCO Rev. D
	AD9518-1	1Mb / 64P	6-Output Clock Generator with Integrated 2.5 GHz VCO REV. C
	AD9518-4	985Kb / 64P	6-Output Clock Generator with Integrated 1.6 GHz VCO REV. B
	AD9518-2	1Mb / 64P	6-Output Clock Generator with Integrated 2.2 GHz VCO REV. C
	AD9518-0	1Mb / 64P	6-Output Clock Generator with Integrated 2.8 GHz VCO Rev. C
	AD9518_1	1Mb / 64P	6-Output Clock Generator with Integrated 2.5 GHz VCO Rev. C
	AD9518_2	1Mb / 64P	6-Output Clock Generator with Integrated 2.2 GHz VCO Rev. C
	AD9518-3	1Mb / 64P	6-Output Clock Generator with Integrated 2.0 GHz VCO Rev. C

More results

AD9518-3ABCPZ Datasheet(PDF) 5 Page - Analog Devices

AD9518-3ABCPZ Datasheet(HTML) 5 Page - Analog Devices

Similar Part No. - AD9518-3ABCPZ

Similar Description - AD9518-3ABCPZ

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL