Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14B256LA-SZ45XIT Datasheet(PDF) 6 Page - Cypress Semiconductor

Part # CY14B256LA-SZ45XIT
Description  256-Kbit (32 K 횞 8) nvSRAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B256LA-SZ45XIT Datasheet(HTML) 6 Page - Cypress Semiconductor

Back Button CY14B256LA-SZ45XIT Datasheet HTML 2Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 3Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 4Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 5Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 6Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 7Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 8Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 9Page - Cypress Semiconductor CY14B256LA-SZ45XIT Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 22 page
background image
CY14B256LA
Document Number: 001-54707 Rev. *I
Page 6 of 22
During any STORE operation, regardless of how it is initiated,
the CY14B256LA continues to drive the HSB pin LOW, releasing
it only when the STORE is complete. Upon completion of the
STORE operation, the nvSRAM memory access is inhibited for
tLZHSB time after HSB pin returns HIGH. Leave the HSB
unconnected if it is not used.
Hardware RECALL (Power-Up)
During
power-up
or
after
any
low-power
condition
(VCC<VSWITCH), an internal RECALL request is latched. When
VCC again exceeds the sense voltage of VSWITCH, a RECALL
cycle is automatically initiated and takes tHRECALL to complete.
During this time, HSB is driven low by the HSB driver.
Software STORE
Data is transferred from SRAM to the nonvolatile memory by a
software address sequence. The CY14B256LA Software
STORE cycle is initiated by executing sequential CE or OE
controlled read cycles from six specific address locations in
exact order. During the STORE cycle an erase of the previous
nonvolatile data is first performed, followed by a program of the
nonvolatile elements. After a STORE cycle is initiated, further
input and output are disabled until the cycle is completed.
Because a sequence of READs from specific addresses is used
for STORE initiation, it is important that no other read or write
accesses intervene in the sequence, or the sequence is aborted
and no STORE or RECALL takes place.
To initiate the Software STORE cycle, the following read
sequence must be performed:
1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x0FC0 initiate STORE cycle
The software sequence may be clocked with CE controlled reads
or OE controlled reads, with WE kept HIGH for all the six READ
sequences. After the sixth address in the sequence is entered,
the STORE cycle commences and the chip is disabled. HSB is
driven LOW. After the tSTORE cycle time is fulfilled, the SRAM is
activated again for the read and write operation.
Software RECALL
Data is transferred from nonvolatile memory to the SRAM by a
software address sequence. A Software RECALL cycle is
initiated with a sequence of read operations in a manner similar
to the Software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE or OE controlled read operations
must be performed:
1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x0C63 initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared. Next, the nonvolatile information is transferred into the
SRAM cells. After the tRECALL cycle time, the SRAM is again
ready for read and write operations. The RECALL operation
does not alter the data in the nonvolatile elements.
Table 1. Mode Selection
CE
WE
OE
A14–A0[6]
Mode
I/O
Power
H
X
X
X
Not selected
Output high Z
Standby
L
H
L
X
Read SRAM
Output data
Active
L
L
X
X
Write SRAM
Input data
Active
L
H
L
0x0E38
0x31C7
0x03E0
0x3C1F
0x303F
0x0B45
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
AutoStore
Disable
Output data
Output data
Output data
Output data
Output data
Output data
Active[7]
Notes
6. While there are 15 address lines on the CY14B256LA, only the lower 14 are used to control software modes.
7. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.


Similar Part No. - CY14B256LA-SZ45XIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B256LA-SZ45XIT CYPRESS-CY14B256LA-SZ45XIT Datasheet
648Kb / 21P
   256 Kbit (32K x 8) nvSRAM
CY14B256LA-SZ45XIT CYPRESS-CY14B256LA-SZ45XIT Datasheet
790Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
More results

Similar Description - CY14B256LA-SZ45XIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14U256LA CYPRESS-CY14U256LA Datasheet
499Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256LA CYPRESS-CY14B256LA_11 Datasheet
790Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14E256LA CYPRESS-CY14E256LA_12 Datasheet
834Kb / 19P
   256-Kbit (32 K 횞 8) nvSRAM
CY14C256Q CYPRESS-CY14C256Q_12 Datasheet
1Mb / 32P
   256-Kbit (32 K 횞 8) SPI nvSRAM
CY14B256Q1 CYPRESS-CY14B256Q1 Datasheet
1Mb / 26P
   256-Kbit (32 K 횞 8) Serial (SPI) nvSRAM
CY14MC256J CYPRESS-CY14MC256J_12 Datasheet
1Mb / 30P
   256-Kbit (32 K 횞 8) Serial (I2C) nvSRAM
CY14V256LA CYPRESS-CY14V256LA_13 Datasheet
497Kb / 22P
   256-Kbit (32 K x 8) nvSRAM
CY14B256KA CYPRESS-CY14B256KA_12 Datasheet
934Kb / 27P
   256-Kbit (32 K 횞 8) nvSRAM with Real Time Clock
CY14B256KA CYPRESS-CY14B256KA_11 Datasheet
913Kb / 27P
   256-Kbit (32 K 횞 8) nvSRAM with Real Time Clock
CY14V256LA CYPRESS-CY14V256LA Datasheet
491Kb / 22P
   256-Kbit (32K 횞 8) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com