Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C2565XV18-600BZXC Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY7C2565XV18-600BZXC
Description  72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C2565XV18-600BZXC Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY7C2565XV18-600BZXC Datasheet HTML 1Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 2Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 3Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 4Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 5Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 6Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C2565XV18-600BZXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 29 page
background image
CY7C2563XV18, CY7C2565XV18
Document Number: 001-68997 Rev. *B
Page 5 of 29
Pin Definitions
Pin Name
I/O
Pin Description
D[x:0]
Input-
Synchronous
Data Input Signals. Sampled on the rising edge of K and K clocks when valid write operations are active.
CY7C2563XV18
 D
[17:0]
CY7C2565XV18
 D
[35:0]
WPS
Input-
Synchronous
Write Port Select
 Active LOW. Sampled on the rising edge of the K clock. When asserted active, a
write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores D[x:0].
BWS0,
BWS1,
BWS2,
BWS3
Input-
Synchronous
Byte Write Select 0, 1, 2 and 3
 Active LOW. Sampled on the rising edge of the K and K clocks when
write operations are active. Used to select which byte is written into the device during the current portion
of the write operations. Bytes not written remain unaltered.
CY7C2563XV18
 BWS
0 controls D[8:0] and BWS1 controls D[17:9].
CY7C2565XV18
 BWS
0 controls D[8:0], BWS1 controls D[17:9],
BWS2 controls D[26:18] and BWS3 controls D[35:27].
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select
ignores the corresponding byte of data and it is not written into the device.
A
Input-
Synchronous
Address Inputs. Sampled on the rising edge of the K clock during active read and write operations.
These address inputs are multiplexed for both read and write operations. Internally, the device is
organized as 4 M × 18 (4 arrays each of 1 M × 18) for CY7C2563XV18 and 2 M × 36 (4 arrays each of
512 K × 36) for CY7C2565XV18. Therefore, only 20 address inputs for CY7C2563XV18 and 19 address
inputs for CY7C2565XV18. These inputs are ignored when the appropriate port is deselected. The
address pins (A) can be assigned any bit order.
Q[x:0]
Outputs-
Synchronous
Data Output Signals. These pins drive out the requested data when the read operation is active. Valid
data is driven out on the rising edge of the K and K clocks during read operations. On deselecting the
read port, Q[x:0] are automatically tristated.
CY7C2563XV18
 Q
[17:0]
CY7C2565XV18
 Q
[35:0]
RPS
Input-
Synchronous
Read Port Select
 Active LOW. Sampled on the rising edge of positive input clock (K). When active,
a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access
is allowed to complete and the output drivers are automatically tristated following the next rising edge of
the K clock. Each read access consists of a burst of four sequential transfers.
QVLD
Valid Output
Indicator
Valid Output Indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ.
ODT [2]
On-Die
Termination
Input Pin
On-Die Termination Input. This pin is used for on-die termination of the input signals. ODT range
selection is made during power up initialization. A LOW on this pin selects a low range that follows
RQ/3.33 for 175
< RQ < 350 (where RQ is the resistor tied to ZQ pin)A HIGH on this pin selects a
high range that follows RQ/1.66 for 175
< RQ < 250 (where RQ is the resistor tied to ZQ pin). When
left floating, a high range termination value is selected by default.
K
Input Clock
Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device
and to drive out data through Q[x:0]. All accesses are initiated on the rising edge of K.
K
Input Clock
Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device
and to drive out data through Q[x:0].
CQ
Echo Clock
Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock
(K) of the QDR II+ Xtreme.The timings for the echo clocks are shown in the Switching Characteristics
on page 23.
CQ
Echo Clock
Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock
(K) of the QDR II+ Xtreme.The timings for the echo clocks are shown in the Switching Characteristics
on page 23.
Note
2. On-die termination (ODT) feature is supported for D[x:0], BWS[x:0], and K/K inputs.


Similar Part No. - CY7C2565XV18-600BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C25652KV18 CYPRESS-CY7C25652KV18 Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25652KV18-400BZC CYPRESS-CY7C25652KV18-400BZC Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25652KV18-400BZC CYPRESS-CY7C25652KV18-400BZC Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25652KV18-400BZI CYPRESS-CY7C25652KV18-400BZI Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25652KV18-400BZI CYPRESS-CY7C25652KV18-400BZI Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
More results

Similar Description - CY7C2565XV18-600BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1563XV18 CYPRESS-CY7C1563XV18_12 Datasheet
1Mb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1563XV18 CYPRESS-CY7C1563XV18 Datasheet
1Mb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C25632KV18 CYPRESS-CY7C25632KV18 Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2562XV18 CYPRESS-CY7C2562XV18 Datasheet
406Kb / 27P
   72-Mbit QDR짰 II Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25632KV18 CYPRESS-CY7C25632KV18_13 Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2263XV18 CYPRESS-CY7C2263XV18 Datasheet
1Mb / 29P
   36-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C1562XV18 CYPRESS-CY7C1562XV18 Datasheet
869Kb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C15632KV18 CYPRESS-CY7C15632KV18_12 Datasheet
783Kb / 30P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C15632KV18 CYPRESS-CY7C15632KV18 Datasheet
760Kb / 30P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1263XV18 CYPRESS-CY7C1263XV18 Datasheet
1Mb / 30P
   36-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com