Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SP674BB Datasheet(PDF) 9 Page - Sipex Corporation

Part # SP674BB
Description  12-Bit Sampling A/D Converters
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIPEX [Sipex Corporation]
Direct Link  http://www.sipex.com
Logo SIPEX - Sipex Corporation

SP674BB Datasheet(HTML) 9 Page - Sipex Corporation

Back Button SP674BB Datasheet HTML 5Page - Sipex Corporation SP674BB Datasheet HTML 6Page - Sipex Corporation SP674BB Datasheet HTML 7Page - Sipex Corporation SP674BB Datasheet HTML 8Page - Sipex Corporation SP674BB Datasheet HTML 9Page - Sipex Corporation SP674BB Datasheet HTML 10Page - Sipex Corporation SP674BB Datasheet HTML 11Page - Sipex Corporation SP674BB Datasheet HTML 12Page - Sipex Corporation SP674BB Datasheet HTML 13Page - Sipex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
SP574B/674B/1674B/774B
12–Bit Sampling A/D Converters
© Copyright 2000 Sipex Corporation
9
Conversion Length
A conversion start transition latches the state of A
0
as shown in Figure 4 and Table 1. The latched state
determines if the conversion stops with 8–bits (A
0
high) or continues for 12–bits (A
0 low). If all 12–
bits are read following an 8–bit conversion, the
three LSB’s will be a logic “0” and DB
3 will be a
logic “1”. A
0 is latched because it is also involved
in enabling the output buffers as explained else-
where. No other control inputs are latched.
Stand–Alone Operation
The simplest interface is a control line connected
to R/C. The other controls must be tied to known
states as follows: CE and 12/8 are wired high, A
0
and CS are wired low. The output data arrives in
words of 12–bits each. The limits on R/C duty
cycle are shown in Figures 8 and 9. The duty cycle
may be within and including the extremes shown
in the specifications. In general, data may be read
when R/C is high unless STS is also high, indicat-
ing a conversion is in progress.
Reading Output Data
The output data buffers remain in a high imped-
ance state until the following four conditions are
met: R/C is high, STS is low, CE is high and CS is
low. The data lines become active in response to
these four conditions, and output data according to
the conditions of the control lines 12/8 and A
0. The
timing diagram for this process is shown in Figure
7. When 12/8 is high, all 12 data outputs become
active simultaneously and the A
0 input is ignored.
The 12/8 input is usually tied high or low; it is TTL/
CMOS compatible. When 12/8 is low, the output
is separated into two 8–bit bytes as shown below:
BYTE 1
BYTE2
xxxx xxxx
xxxx 0000
MSB
LSB
This configuration makes it easy to connect to an
8–bit data bus as shown in Figure 5. The A
0 control
can be connected to the least significant bit of the
address bus in order to store the output data into
two consecutive memory locations. When A
0 is
pulled low, the 8 MSB’s are enabled only. When
A
0 is high, the 8 MSB’s are disabled, bits 4 through
7 are forced to a zero and the four LSB’s are
enabled. The two byte format is “left justified data”
as shown above and can be considered to have a
decimal point or binary to the left of byte 1.
shown in Table 1, and the internal control logic is
shown in a simplified schematic in Figure 4.
Conversion Start
A conversion may be initiated by a logic transition
on any of the three inputs: CE, CS R/C, as shown
in Table 1. The last of the three to reach the correct
state starts the conversion, so one, two or all three
may be dynamically controlled. The nominal de-
lay from each is the same and all three may change
state simultaneously. In order to assure that a
particular input controls the start of conversion, the
other two should be setup at least 50ns earlier.
Refer to the convert mode timing specifications.
The Convert Start timing diagram is shown in
Figure 6.
The output signal STS is the status flag and goes
high only when a conversion is in progress.
While STS is high, the output buffers remain in
a high impedance state so that data can not be
read. Also, when STS is high, an additional Start
Convert will not reset the converter or reinitiate
a conversion. Note, if A
0 changes state after a
conversion begins, an additional Start Convert
command will latch the new state of A
0 and
possibly cause a wrong cycle length for that
conversion (8–versus 12–bits).
Table 1. SPx74B Control Input Truth Table
CE CS R/C 12/8 A
0
OPERATION
0
xxxx
None
x
1
x
x
x
None
0
0
x
0
Initiate 12–Bit Conversion
0
0
x
1
Initiate 8–Bit Conversion
1
0
x
0
Initiate 12–Bit Conversion
1
0
x
1
Initiate 8–Bit Conversion
10
x
0
Initiate 12–Bit Conversion
10
x
1
Initiate 8–Bit Conversion
1
0
1
1
x
Enable 12–Bit Output
1
0100
Enable 8 MSB's Only
1
0101
Enable 4 LSB's plus 4
Trailing Zeroes


Similar Part No. - SP674BB

ManufacturerPart #DatasheetDescription
logo
Sipex Corporation
SP674A SIPEX-SP674A Datasheet
160Kb / 14P
   12-bit Sampling A/D Converters
SP674AA SIPEX-SP674AA Datasheet
160Kb / 14P
   12-bit Sampling A/D Converters
SP674AB SIPEX-SP674AB Datasheet
160Kb / 14P
   12-bit Sampling A/D Converters
SP674AC SIPEX-SP674AC Datasheet
160Kb / 14P
   12-bit Sampling A/D Converters
SP674AJ SIPEX-SP674AJ Datasheet
160Kb / 14P
   12-bit Sampling A/D Converters
More results

Similar Description - SP674BB

ManufacturerPart #DatasheetDescription
logo
Sipex Corporation
SP8503 SIPEX-SP8503 Datasheet
167Kb / 12P
   12-Bit Sampling A/D Converters
HS574A SIPEX-HS574A Datasheet
160Kb / 14P
   12-bit Sampling A/D Converters
SP8603 SIPEX-SP8603 Datasheet
205Kb / 11P
   12-Bit Sampling A/D Converters
logo
List of Unclassifed Man...
ADS-118 ETC-ADS-118 Datasheet
139Kb / 8P
   12-Bit, 5MHz, Low-Power Sampling A/D Converters
ADS-112 ETC-ADS-112 Datasheet
73Kb / 6P
   12-Bit, 1MHz, Low-Power Sampling A/D Converters
logo
Murata Power Solutions ...
ADS-112 MURATA-PS-ADS-112 Datasheet
156Kb / 6P
   12-Bit, 1MHz, Low-Power Sampling A/D Converters
logo
List of Unclassifed Man...
ADS119 ETC-ADS119 Datasheet
134Kb / 8P
   12-Bit, 10MHz, Low-Power Sampling A/D Converters
logo
Murata Power Solutions ...
ADS-235 MURATA-PS-ADS-235 Datasheet
406Kb / 8P
   12-Bit, 5MHz and 9MHz Sampling A/D Converters
logo
Linear Technology
LTC1273 LINER-LTC1273_15 Datasheet
327Kb / 24P
   12-Bit, 300ksps Sampling A/D Converters with Reference
LTC1273 LINER-LTC1273_1 Datasheet
321Kb / 24P
   12-Bit, 300ksps Sampling A/D Converters with Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com