 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
56F84766VLK Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc |
|
||||||||||||||||||||||||||||||
56F84766VLK Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc |
|
|
8 / 69 page  • 4 time base in each PWM module • Independent top and bottom deadtime insertion for each complementary pair • PWM outputs can operate as complementary pairs or independent channels • Independent control of both edges of each PWM output • Enhanced input capture and output compare functionality on each input • Channels not used for PWM generation can be used for buffered output compare functions • Channels not used for PWM generation can be used for input capture functions • Enhanced dual edge capture functionality • Synchronization to external hardware or other PWM supported • Double buffered PWM registers • Integral reload rates from 1 to 16 • Half-cycle reload capability • Multiple output trigger events can be generated per PWM cycle via hardware • Support for double switching PWM outputs • Up to eight fault inputs can be assigned to control multiple PWM outputs • Programmable filters for fault inputs • Independently programmable PWM output polarity • Individual software control of each PWM output • All outputs can be programmed to change simultaneously via a FORCE_OUT event • PWMX pin can optionally output a third PWM signal from each submodule • Option to supply the source for each complementary PWM signal pair from any of the following: • Crossbar module outputs • External ADC input, taking into account values set in ADC high and low limit registers 1.6.2 12-bit Analog-to-Digital Converter (Cyclic type) • Two independent 12-bit analog-to-digital converters (ADCs) • 2 x 8-channel external inputs • Built-in x1, x2, x4 programmable gain pre-amplifier • Maximum ADC clock frequency is up to 20 MHz with 50 ns period • Single conversion time of 8.5 ADC clock cycles • Additional conversion time of 6 ADC clock cycles • Sequential, parallel, and independent scan mode • First 8 samples have offset, limit and zero-crossing calculation supported • ADC conversions can be synchronized by any module connected to internal crossbar module, such as PWM and timer modules and GPIO and comparators • Support for simultaneous and software triggering conversions Peripheral highlights MC56F847xx Advance Information Data Sheet, Rev. 2, 06/2012. 8 Preliminary Freescale Semiconductor, Inc. General Business Information |
Similar Part No. - 56F84766VLK |
|
Similar Description - 56F84766VLK |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
