Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EDJ1104BBSE-DG-F Datasheet(PDF) 10 Page - Elpida Memory

Part # EDJ1104BBSE-DG-F
Description  1G bits DDR3 SDRAM
Download  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDJ1104BBSE-DG-F Datasheet(HTML) 10 Page - Elpida Memory

Back Button EDJ1104BBSE-DG-F Datasheet HTML 6Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 7Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 8Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 9Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 10Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 11Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 12Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 13Page - Elpida Memory EDJ1104BBSE-DG-F Datasheet HTML 14Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 151 page
background image
EDJ1104BBSE, EDJ1108BBSE, EDJ1116BBSE
Data Sheet E1375E50 (Ver. 5.0)
10
Input Slew Rate Derating
For all input signals the total tIS, tDS (setup time) and tIH, tDH (hold time) required is calculated by adding the data
sheet tIS (base), tDS (base) and tIH (base), tDH (base) value to the
∆tIS, ∆tDS and ∆tIH, ∆tDH derating value
respectively.
Example: tDS (total setup time) = tDS (base) +
∆tDS.
Setup (tIS, tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF
(DC) and the first crossing of VIH (AC) min. Setup (tIS, tDS) nominal slew rate for a falling signal is defined as the
slew rate between the last crossing of VREF (DC) and the first crossing of VIL (AC) max. If the actual signal is
always earlier than the nominal slew rate line between shaded ‘VREF (DC) to AC region’, use nominal slew rate for
derating value (See the figure of Slew Rate Definition Nominal).
If the actual signal is later than the nominal slew rate line anywhere between shaded ‘VREF (DC) to AC region’, the
slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see the figure
of Slew Rate Definition Tangent).
Hold (tIH, tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of
VIL (DC) max. and the first crossing of VREF (DC). Hold (tIH, tDH) nominal slew rate for a falling signal is defined
as the slew rate between the last crossing of VIH (DC) min. and the first crossing of VREF (DC). If the actual signal
is always later than the nominal slew rate line between shaded ‘DC level to VREF (DC) region’, use nominal slew
rate for derating value (See the figure of Slew Rate Definition Nominal).
If the actual signal is earlier than the nominal slew rate line anywhere between shaded ‘DC to VREF (DC) region’,
the slew rate of a tangent line to the actual signal from the DC level to VREF (DC) level is used for derating value
(see the figure of Slew Rate Definition Tangent).
For a valid transition the input signal has to remain above/below VIH/VIL(AC) for some time tVAC (see the table of
Required time tVAC above VIH(AC) {below VIL(AC)} for valid transition).
Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached
VIH/IL (AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and
reach VIH/IL (AC).
For slew rates in between the values listed in the tables below, the derating values may obtained by linear
interpolation.
These values are typically not subject to production test. They are verified by design and characterization.
[Address/Command Setup and Hold Base-Values for 1V/ns]
DDR3-800
DDR3-1066
DDR3-1333
DDR3-1600
Unit
Reference
tIS(base)
200
125
65
45
ps
VIH/VIL(AC)
tIH(base)
275
200
140
120
ps
VIH/VIL(DC)
tIS(base) AC150
200 + 150
125 + 150
65 + 125
45 + 125
ps
VIH/VIL(AC)
Notes: 1 AC/DC referenced for 1V/ns Address/Command slew rate and 2V/ns differential CK, /CK slew rate.
2. The tHS (base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional
100ps of derating to accommodate for the lower alternate threshold of 150mV and another 25ps to
account for the earlier reference point [(175mv
− 150mv)/1V/ns]


Similar Part No. - EDJ1104BBSE-DG-F

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDJ1104BASE ELPIDA-EDJ1104BASE Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
EDJ1104BASE-8A-E ELPIDA-EDJ1104BASE-8A-E Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
EDJ1104BASE-8C-E ELPIDA-EDJ1104BASE-8C-E Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
EDJ1104BASE-AC-E ELPIDA-EDJ1104BASE-AC-E Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
EDJ1104BASE-AE-E ELPIDA-EDJ1104BASE-AE-E Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
More results

Similar Description - EDJ1104BBSE-DG-F

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDJ1104BDSE ELPIDA-EDJ1104BDSE Datasheet
1Mb / 147P
   1G bits DDR3 SDRAM
EDJ1104BFBG ELPIDA-EDJ1104BFBG Datasheet
1Mb / 147P
   1G bits DDR3 SDRAM
EDJ1104BASE ELPIDA-EDJ1104BASE Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
E1729E30 ELPIDA-E1729E30 Datasheet
448Kb / 33P
   1G bits DDR3 SDRAM
EDJ1108BDBG ELPIDA-EDJ1108BDBG Datasheet
1Mb / 147P
   1G bits DDR3 SDRAM
EDJ1104BFSE ELPIDA-EDJ1104BFSE Datasheet
1Mb / 147P
   1G bits DDR3 SDRAM
EDJ1108BABG ELPIDA-EDJ1108BABG Datasheet
1Mb / 148P
   1G bits DDR3 SDRAM
EDE1104ACBG ELPIDA-EDE1104ACBG Datasheet
816Kb / 82P
   1G bits DDR2 SDRAM
EDE1116BEBG ELPIDA-EDE1116BEBG Datasheet
801Kb / 77P
   1G bits DDR2 SDRAM
EDE1108AESE ELPIDA-EDE1108AESE Datasheet
785Kb / 78P
   1G bits DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com