AD9557BCPZ-REEL7 datasheet(3/92 Pages) AD

Part #	AD9557BCPZ-REEL7

Description	Dual Input Multiservice

Download	92 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

3 / 92 page

Data Sheet

AD9557

Rev. A | Page 3 of 92

General Configuration (Register 0x0200 to

Register 0x0214)..........................................................................67

IRQ Mask (Register 0x020A to Register 0x020F)...................68

DPLL Configuration (Register 0x0300 to Register 0x032E) .69

Output PLL Configuration (Register 0x0400 to

Register 0x0408)..........................................................................72

Output Clock Distribution (Register 0x0500 to

Register 0x0515)..........................................................................74

Reference Inputs (Register 0x0600 to Register 0x0602) ........76

DPLL Profile Registers (Register 0x0700 to

Register 0x0766)..........................................................................77

Operational Controls (Register 0x0A00 to

Register 0x0A0D)........................................................................79

Quick In/Out Frequency Soft Pin Configuration

(Register 0x0C00 to Register 0x0C08) .....................................82

Status Readback (Register 0x0D00 to Register 0x0D14) .......83

EEPROM Control (Register 0x0E00 to Register 0x0E3C) ....86

EEPROM Storage Sequence (Register 0x0E10 to

Register 0x0E3C).........................................................................86

Outline Dimensions........................................................................92

Ordering Guide ...........................................................................92

REVISION HISTORY

3/12—Rev. 0 to Rev. A

Change to Output Frequency Range Parameter, Table 6 ............. 6

Changes to Test Conditions/Comments Column, Table 9 .......... 8

Changed Name of Pin 21 in Figure 2............................................ 17

Changes to Table 20 ........................................................................ 18

Changes to Chip Power Monitor and Startup, Device Register

Programming Using a Register Setup File, and Registers That

Differ from the Defaults for Optimal Performance Sections .... 25

Changes to Initialize and Calibrate the Output PLL (APLL)

Section .............................................................................................. 26

Changes to Program the Reference Profiles Section; Changed

Lock the Digital PLL Section Name to Generate the Reference

Acquisition; Changes to Generate the Reference Acquisition

Section .............................................................................................. 27

Changes to Figure 35; Changed 225 MHz to 200 MHz and

3.45 GHz to 3.35 GHz in Overview Section ................................ 28

Changed 180 MHz to 175 MHz in DPLL Overview Section .... 30

Changed DPLL Output Frequency to DCO Frequency

Throughout; Changes to Programmable Digital Loop Filter

Section .............................................................................................. 31

Changes to System Clock Inputs Section..................................... 33

Changed VCO2 Lower Frequency to 3.35 GHz in Figure 39;

Changes to Output PLL (APLL) Section...................................... 35

Changed 1024 to 1023 in Clock Dividers Section;

Changes to Divider Synchronization Section.............................. 36

Changes to the Multifunction Pins (M0 to M3) Section ........... 37

Added the Programming the EEPROM to Configure an M Pin to

Control Synchronization of the Clock Distribution Section..... 42

Changes to the Power Supply Partitions Section ........................ 53

Changed 89.5° to 88.5° in DPLL Phase Margin Section ............ 54

Changes to Register 0x000A, Table 35 ......................................... 56

Changes to Register 0x0304, Table 35 .......................................... 57

Change to Default Value in Register 0x0400 and Register 0x0403;

Changes to Register 0x0405, Table 35 .......................................... 58

Change to Bit 0, Register 0x070E, Table 35 ................................. 59

Change to Bit 6, Register 0x0D01, Table 35................................. 63

Added Address 0x0E3D to Address 0xE45, Table 35 ................. 64

Changes to Description, Register 0x0005, Table 38;

Added Table 40, Renumbered Sequentially; Changes to

Descriptions, Register 0x000C and Register 0x000D, Table 41... 65

Changes to Summary Text, Register 0x0200 to

Register 0x0209, Table 46 and Table 47........................................ 67

Changes to Register 0x0304, Table 54; Change to Bits[7:6],

Table 55............................................................................................. 69

Changes to Table Title, Table 63; Changes to Description,

Register 0x0400 and Register 0x0403, Table 64 .......................... 72

Changes to Register 0x0405, Table 64 .......................................... 73

Changes to Description Column, Register 0x0500, Table 67;

Changes to Description Column, Register 0x0501, Bits[6:4]

and Bit 0, Table 68 ........................................................................... 74

Change to Description Column, Register 0x0505, Bits[6:4],

Table 70............................................................................................. 75

Change to Register 0x0600, Bits[7:2], Table 72 ........................... 76

Changes to Register 0x0707; Change to Register 0x070A,

Bits[3:0], Table 76............................................................................ 77

Changes to Register 0x0A01, Table 87 ......................................... 79

Changes to Table 96 ........................................................................ 81

Changes to Register 0x0D01, Bit 6 and Bit 1, Table 99 .............. 83

Added Table 123.............................................................................. 89

Changes to Table 124 ...................................................................... 90

Changes to Table 125 ...................................................................... 91

10/11—Revision 0: Initial Version

Similar Part No. - AD9557BCPZ-REEL7

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9557BCPZ-REEL7	1Mb / 95P	Dual Input Multiservice Line Card Adaptive Clock Translator

More results

Similar Description - AD9557BCPZ-REEL7

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9557	1Mb / 95P	Dual Input Multiservice Line Card Adaptive Clock Translator
	AD9558	1Mb / 104P	Quad Input Multiservice Line Card Adaptive REV. A
	AD9559BCPZ	1Mb / 120P	Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator REV. 0
Fuji Electric	FW4560	308Kb / 2P	Multiservice Provisioning Platform
Analog Devices	AD9554	1Mb / 116P	Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
	AD9551	799Kb / 40P	Multiservice Clock Generator REV. B
	AD9554-1	927Kb / 99P	Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
	AD9558	1Mb / 105P	Quad Input Multiservice Line Card Adaptive Clock Translator with Frame Sync
Motorola, Inc	MC54F74153	67Kb / 3P	DUAL 4-INPUT DUAL 4-INPUT
Vitesse Semiconductor C...	VSC9128	492Kb / 2P	Enhanced 2.5,10 Gbps Multiservice SONET/SDH VC Mapper

More results

AD9557BCPZ-REEL7 Datasheet(PDF) 3 Page - Analog Devices

AD9557BCPZ-REEL7 Datasheet(HTML) 3 Page - Analog Devices

Similar Part No. - AD9557BCPZ-REEL7

Similar Description - AD9557BCPZ-REEL7

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL