Electronic Components Datasheet Search |
|
MAX11100EWC+ Datasheet(PDF) 4 Page - Maxim Integrated Products |
|
MAX11100EWC+ Datasheet(HTML) 4 Page - Maxim Integrated Products |
4 / 19 page ����������������������������������������������������������������� Maxim Integrated Products 4 MAX11100 16-Bit, +5V, 200ksps ADC with 10µA Shutdown TIMING CHARACTERISTICS (VAVDD = VDVDD = 4.75V to 5.25V, fSCLK = 4.8MHz (50% duty cycle), 24 clocks/conversion (200ksps), VREF = 4.096V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25NC.) (See Figure 1, Figure 2, Figure 3, and Figure 6.) TIMING CHARACTERISTICS (VAVDD = 4.75V to 5.25V, VDVDD = 2.7V to 5.25V, fSCLK = 4.8MHz (50% duty cycle), 24 clocks/conversion (200ksps), VREF = 4.096V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25NC.) (See Figure 1, Figure 2, Figure 3, and Figure 6.) Note 2: VAVDD = VDVDD = +5V. Note 3: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated. Note 4: Offset and reference errors nulled. Note 5: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle. Note 6: Defined as the change in positive full scale caused by a Q5% variation in the nominal supply voltage. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Acquisition Time tACQ 1.1 F s SCLK to DOUT Valid tDO CDOUT = 50pF 50 ns CS Fall to DOUT Enable tDV CDOUT = 50pF 80 ns CS Rise to DOUT Disable tTR CDOUT = 50pF 80 ns CS Pulse Width tCSW 50 ns CS Fall to SCLK Rise Setup tCSS 100 ns CS Rise to SCLK Rise Hold tCSH 0 ns SCLK High Pulse Width tCH 65 ns SCLK Low Pulse Width tCL 65 ns SCLK Period tCP 208 ns PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Acquisition Time tACQ 1.1 F s SCLK to DOUT Valid tDO CDOUT = 50pF 100 ns CS Fall to DOUT Enable tDV CDOUT = 50pF 100 ns CS Rise to DOUT Disable tTR CDOUT = 50pF 80 ns CS Pulse Width tCSW 50 ns CS Fall to SCLK Rise Setup tCSS 100 ns CS Rise to SCLK Rise Hold tCSH 0 ns SCLK High Pulse Width tCH 65 ns SCLK Low Pulse Width tCL 65 ns SCLK Period tCP 208 ns |
Similar Part No. - MAX11100EWC+ |
|
Similar Description - MAX11100EWC+ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |