Single/Dual, Ultra-Fast, ECL-Output

Comparators with Latch Enable

8

_______________________________________________________________________________________

Definition of Terms

Input Offset Voltage. The voltage required

between the input terminals to obtain 0V dif-

ferential at the output.

Input Voltage Pulse Amplitude

Input Voltage Overdrive

Input to Output High Delay. The propagation

delay measured from the time the input signal

crosses the input offset voltage to the 50%

point of an output low-to-high transition.

Input to Output Low Delay. The propagation

delay measured from the time the input signal

crosses the input offset voltage to the 50%

point of an output high-to-low transition.

Latch-Enable to Output High Delay. The prop-

agation delay measured from the 50% point of

the latch-enable signal low-to-high transition

to the 50% point of an output low-to-high tran-

sition.

Latch-Enable to Output Low Delay. The prop-

agation delay measured from the 50% point of

the latch-enable signal low-to-high transition

to the 50% point of an output high-to-low tran-

sition.

Latch-Enable Pulse Width. The minimum time

the latch-enable signal must be high to acquire

and hold an input signal.

Setup Time. The minimum time before the

negative transition of the latch-enable pulse

that an input signal must be present to be ac-

quired and held at the outputs.

Hold Time. The minimum time after the nega-

tive transition of the latch-enable signal that

an input signal must remain unchanged to be

acquired and held at the output.

Propagation Delay Skew. The difference in

propagation delay between the Q and Q out-

puts crossing each other in both directions.

Propagation Delay Dispersion. The change in

propagation delay as a result of the overdrive

of the input signal varying.

Propagation Delay Match (MAX9693 only).

The difference in propagation delay between

two separate channels.

PART

TEMP

RANGE

PIN-PACKAGE

MAX9692EUB

-40

°C to +85°C

10 µMAX

MAX9692ESE

-40

°C to +85°C

16 Narrow SO

MAX9692EPE

-40

°C to +85°C

16 PDIP

MAX9693ESE

-40

°C to +85°C

16 Narrow SO

MAX9693EEE

-40

°C to +85°C

16 QSOP

MAX9693EPE

-40

°C to +85°C

16 PDIP

Ordering Information (continued)

Chip Information

PROCESS: BiCMOS

Note: Devices are also available in lead(Pb)-free/RoHS-compli-

ant packages. Specify lead-free by adding a “+” after the part

number.