Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HYB39S16800AT-8 Datasheet(PDF) 11 Page - Siemens Semiconductor Group

Part # HYB39S16800AT-8
Description  16 MBit Synchronous DRAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIEMENS [Siemens Semiconductor Group]
Direct Link  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

HYB39S16800AT-8 Datasheet(HTML) 11 Page - Siemens Semiconductor Group

Back Button HYB39S16800AT-8 Datasheet HTML 7Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 8Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 9Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 10Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 11Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 12Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 13Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 14Page - Siemens Semiconductor Group HYB39S16800AT-8 Datasheet HTML 15Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
HYB 39S16400/800/160AT-8/-10
16 MBit Synchronous DRAM
Semiconductor Group
11
1998-10-01
Read and Write Access Mode
When RAS is low and both CAS and WE are high at the positive edge of the clock, a RAS cycle
starts. According to address data, a word line of the selected bank is activated and all of sense
amplifiers associated to the word line are fired. A CAS cycle is triggered by setting RAS high and
CAS low at a clock timing after a necessary delay,
t
RCD, from the RAS timing. WE is used to define
either a read (WE = H) or a write (WE = L) at this stage.
SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or
write operations are allowed at up to a 125 MHz data rate. The numbers of serial data bits are the
burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column
addresses are segmented by the burst length and serial data accesses are done within this
boundary. The first column address to be accessed is supplied at the CAS timing and the
subsequent addresses are generated automatically by the programmed burst length and its
sequence. For example, in a burst length of 8 with interleave sequence, if the first address is ‘2’,
then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.
Full page burst operation is only possible using the sequential burst type and page length is a
function of the I/O organisation and column addressing. Full page burst operation do not self
terminate once the burst length has been reached. In other words, unlike burst length of 2, 3 or 8,
full page burst continues until it is terminated using another command.
Similar to the page mode of conventional DRAM’s, burst read or write accesses on any column
address are possible once the RAS cycle latches sense amplifiers. The maximum
t
RAS or the refresh
interval time limits the number of random column accesses. A new burst access can be done even
before the previous burst ends. The interrupt operation at every clock cycles is supported. When the
previous burst is interrupted, the remaining addresses are overridden by the new address with the
full burst length. An interrupt which accompanies with an operation change from a read to a write is
possible by exploiting DQM to avoid bus contention.
When two banks are activated sequentially, interleaved bank read or write operations are possible.
With the programmed burst length, alternate access and precharge operations on two banks can
realize fast serial data access modes among many different pages. Once two banks are activated,
column to column interleave operation can be done between two different pages.
Refresh Mode
SDRAM has two refresh modes, a CAS-before-RAS (CBR) automatic refresh and a self refresh. All
of banks must be precharged before applying any refresh mode. An on-chip address counter
increments the word and the bank addresses and no bank information is required for both refresh
modes. The chip enters the automatic refresh mode, when RAS and CAS are held low and CKE and
WE are held high at a clock timing. The mode restores word line after the refresh and no external
precharge command is necessary. A minimum
t
RC time is required between two automatic
refreshes in a burst refresh mode. The same rule applies to any access command after the
automatic refresh operation.
The chip has an on-chip timer and the self refresh mode is available. It enters the mode when RAS,
CAS, and CKE are low and WE is high at a clock timing. All of external control signals including the
clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation.
After the exit command, at least one
t
RC delay is required prior to any access command.


Similar Part No. - HYB39S16800AT-8

ManufacturerPart #DatasheetDescription
logo
Siemens Semiconductor G...
HYB39S16800BT-10 SIEMENS-HYB39S16800BT-10 Datasheet
929Kb / 64P
   16 MBit Synchronous DRAM
HYB39S16800BT-8 SIEMENS-HYB39S16800BT-8 Datasheet
929Kb / 64P
   16 MBit Synchronous DRAM
HYB39S16800CT-10 SIEMENS-HYB39S16800CT-10 Datasheet
101Kb / 19P
   16 MBit Synchronous DRAM
HYB39S16800CT-8 SIEMENS-HYB39S16800CT-8 Datasheet
101Kb / 19P
   16 MBit Synchronous DRAM
More results

Similar Description - HYB39S16800AT-8

ManufacturerPart #DatasheetDescription
logo
Siemens Semiconductor G...
HYB39S16400-1 SIEMENS-HYB39S16400-1 Datasheet
101Kb / 19P
   16 MBit Synchronous DRAM
HYB39S164400 SIEMENS-HYB39S164400 Datasheet
929Kb / 64P
   16 MBit Synchronous DRAM
logo
Infineon Technologies A...
HYB39S64400CT-7.5 INFINEON-HYB39S64400CT-7.5 Datasheet
402Kb / 52P
   64-MBit Synchronous DRAM
12.99
logo
Qimonda AG
HYB39SC256 QIMONDA-HYB39SC256 Datasheet
1Mb / 24P
   256-MBit Synchronous DRAM
HYB39S512400AT QIMONDA-HYB39S512400AT Datasheet
1Mb / 21P
   512-Mbit Synchronous DRAM
HYB39S128400F QIMONDA-HYB39S128400F Datasheet
1Mb / 21P
   128-MBit Synchronous DRAM
logo
Infineon Technologies A...
HYB39S128400CT INFINEON-HYB39S128400CT Datasheet
470Kb / 51P
   128-MBit Synchronous DRAM
HYB39S512400AT INFINEON-HYB39S512400AT Datasheet
718Kb / 28P
   512-Mbit Synchronous DRAM
Rev. 1.3, 2004-03
logo
Integrated Silicon Solu...
IS42S16160B-6BL ISSI-IS42S16160B-6BL Datasheet
768Kb / 62P
   256-MBIT SYNCHRONOUS DRAM
IS42R83200D ISSI-IS42R83200D Datasheet
1Mb / 62P
   256-MBIT SYNCHRONOUS DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com