Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

KSZ8851-16MLLJ Datasheet(PDF) 5 Page - Micrel Semiconductor

Part # KSZ8851-16MLLJ
Description  Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
Download  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

KSZ8851-16MLLJ Datasheet(HTML) 5 Page - Micrel Semiconductor

  KSZ8851-16MLLJ_10 Datasheet HTML 1Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 2Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 3Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 4Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 5Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 6Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 7Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 8Page - Micrel Semiconductor KSZ8851-16MLLJ_10 Datasheet HTML 9Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 90 page
background image
Micrel, Inc.
KSZ8851-16MLLJ
March 2010
5
M9999-030210-1.0
LinkMD® Cable Diagnostics......................................................................................................................................... 22
Access...................................................................................................................................................................... 22
Usage ....................................................................................................................................................................... 23
Media Access Control (MAC) Operation ........................................................................................................................... 23
Inter Packet Gap (IPG) ................................................................................................................................................. 23
Back-Off Algorithm ....................................................................................................................................................... 23
Late Collision ................................................................................................................................................................ 23
Flow Control.................................................................................................................................................................. 23
Half-Duplex Backpressure............................................................................................................................................ 24
Address Filtering Function............................................................................................................................................ 24
Clock Generator ........................................................................................................................................................... 25
Bus Interface Unit (BIU)...................................................................................................................................................... 26
Supported Transfers..................................................................................................................................................... 26
Physical Data Bus Size ................................................................................................................................................ 26
Little and Big Endian Support ....................................................................................................................................... 27
Asynchronous Interface................................................................................................................................................ 27
BIU Summation ............................................................................................................................................................ 27
Queue Management Unit (QMU).................................................................................................................................. 28
Transmit Queue (TXQ) Frame Format ......................................................................................................................... 28
Frame Transmitting Path Operation in TXQ................................................................................................................. 29
Driver Routine for Transmit Packet from Host Processor to KSZ8851-16MLLJ .......................................................... 30
Receive Queue (RXQ) Frame Format.......................................................................................................................... 33
Frame Receiving Path Operation in RXQ .................................................................................................................... 33
Driver Routine for Receive Packet from KSZ8851-16MLLJ to Host Processor ........................................................... 35
In order to read received frames from RXQ without error, the software driver must use following steps:................... 36
1.
When receive interrupt occurred and software driver writes “1” to clear the RX interrupt in ISR register; the
KSZ8851 will update Receive Frame Counter (RXFCTR) Register for this interrupt. .................................................36
EEPROM Interface............................................................................................................................................................... 36
Loopback Support .............................................................................................................................................................. 37
Near-End (Remote) Loopback...................................................................................................................................... 37
Far-End (Local) Loopback ............................................................................................................................................ 37
CPU Interface I/O Registers ............................................................................................................................................... 38
I/O Registers................................................................................................................................................................. 38
Internal I/O Registers Space Mapping .............................................................................................................................. 39
CIDER ................................................................................................................................................................................... 43
0x8870................................................................................................................................................................................... 43
Internal I/O Registers Space Mapping (Continued) ......................................................................................................... 44
Reserved ............................................................................................................................................................................... 44
Don’t care .............................................................................................................................................................................. 44
None ...................................................................................................................................................................................... 44
Register Map: MAC, PHY and QMU................................................................................................................................... 45
Bit Type Definition ........................................................................................................................................................ 45
Chip Configuration Register (0x08 – 0x09): CCR ........................................................................................................ 45
Host MAC Address Registers: MARL, MARM and MARH ........................................................................................... 46
Host MAC Address Register Low (0x10 – 0x11): MARL.............................................................................................. 46


Similar Part No. - KSZ8851-16MLLJ_10

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
KSZ8851-16MLL MICREL-KSZ8851-16MLL Datasheet
1Mb / 84P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
KSZ8851-16MLL MICREL-KSZ8851-16MLL Datasheet
1Mb / 86P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
logo
Microchip Technology
KSZ8851-16MLL MICROCHIP-KSZ8851-16MLL Datasheet
1Mb / 85P
   Single-Port Ethernet MAC Controller with 8-Bitor 16-Bit Non-PCI Interface
11/07/16
logo
Micrel Semiconductor
KSZ8851-16MLL-Eval MICREL-KSZ8851-16MLL-Eval Datasheet
1Mb / 86P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
KSZ8851-16MLLI MICREL-KSZ8851-16MLLI Datasheet
1Mb / 84P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
More results

Similar Description - KSZ8851-16MLLJ_10

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
KSZ8851-16MLLI MICREL-KSZ8851-16MLLI Datasheet
1Mb / 84P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
KSZ8851-16MLL MICREL-KSZ8851-16MLL_15 Datasheet
1Mb / 86P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
KSZ8851-16MQL MICREL-KSZ8851-16MQL Datasheet
681Kb / 89P
   Single-Port Ethernet MAC Controller with 8/16-Bit or 32-Bit Non-PCI Interface
logo
Microchip Technology
KSZ8851-16MLL MICROCHIP-KSZ8851-16MLL Datasheet
1Mb / 85P
   Single-Port Ethernet MAC Controller with 8-Bitor 16-Bit Non-PCI Interface
11/07/16
KSZ8841-16M MICROCHIP-KSZ8841-16M Datasheet
2Mb / 98P
   Single-Port Ethernet MAC Controller with Non-PCI Interface
05/14/19
logo
Micrel Semiconductor
KSZ8841 MICREL-KSZ8841_11 Datasheet
654Kb / 105P
   Single-Port Ethernet MAC Controller with Non-PCI Interface
KSZ8841-16 MICREL-KSZ8841-16_08 Datasheet
654Kb / 105P
   Single-Port Ethernet MAC Controller with Non-PCI Interface
KSZ8841-PMQL MICREL-KSZ8841-PMQL Datasheet
550Kb / 2P
   Single-Port Ethernet MAC Controller with PCI Interface
logo
Microchip Technology
KSZ8841-PMQL MICROCHIP-KSZ8841-PMQL Datasheet
1Mb / 72P
   Single-Port Ethernet MAC Controller with PCI Interface
05/14/19
logo
Micrel Semiconductor
KSZ8851MQL MICREL-KSZ8851MQL Datasheet
59Kb / 2P
   Single Port MAC/PHY Controller with Non PCI Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com