Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ICS9FG1200D-1 Datasheet(PDF) 1 Page - Integrated Device Technology

Part # ICS9FG1200D-1
Description  Frequency Gearing Clock for CPU, PCIe Gen1, Gen2
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS9FG1200D-1 Datasheet(HTML) 1 Page - Integrated Device Technology

  ICS9FG1200D-1 Datasheet HTML 1Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 2Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 3Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 4Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 5Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 6Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 7Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 8Page - Integrated Device Technology ICS9FG1200D-1 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 23 page
background image
ICS9FG1200D-1
IDT®
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD
1138C
02/08/10
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2
& FBD
DATASHEET
1
Description
ICS9FG1200D-1 follows the Intel DB1200GS Differential Buffer
Specification. This buffer provides 12 output clocks for CPU Host
Bus, PCIe Gen2, or Fully Buffered DIMM applications.The outputs
are configured with two groups. Both groups (DIF 9:0) and (DIF
11:10) can be equal to or have a gear ratio to the input clock. A
differential CPU clock from a CK410B+ main clock generator,
such as the ICS932S421, drives the ICS9FG1200D-1. The
ICS9FG1200D-1 can provide outputs up to 400MHz.
Key Specifications
DIF output cycle-to-cycle jitter < 50ps
DIF output-to-output skew < 100ps across all outputs in 1:1
mode
56-pin SSOP/TSSOP package
RoHS compliant packaging
Features/Benefits
Drives 2 channels of 4 FBDIMMs (total of 8 FBDIMMs)
Power up default is all outputs in 1:1 mode
DIF_(9:0) can be “gear-shifted” from the input CPU Host
Clock
DIF_(11:10) can be “gear-shifted” from the input CPU
Host Clock
Spread spectrum compatible
Supports output clock frequencies up to 400 MHz
8 Selectable SMBus addresses
SMBus address determines PLL or Bypass mode
Functional Block Diagram
STOP
LOGIC
CLK_IN
CLK_IN#
DIF(9:0)
CONTROL
LOGIC
HIGH_BW#
SMB_A2_PLLBYP#
SMBDAT
SMBCLK
VTT_PWRGD#/PD
SPREAD
COMPATIBLE
GEARING PLL
10
IREF
OE(9:0)#
10
SMB_A0
SMB_A1
FS_A_410
STOP
LOGIC
DIF(11:10)
2
OE#
SPREAD
COMPATIBLE
1:1 PLL


Similar Part No. - ICS9FG1200D-1

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ICS9FG1200D-1 RENESAS-ICS9FG1200D-1 Datasheet
350Kb / 24P
   Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD
2019
More results

Similar Description - ICS9FG1200D-1

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ICS9FG1201H RENESAS-ICS9FG1201H Datasheet
391Kb / 24P
   Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
09/23/09
logo
Integrated Device Techn...
ICS9FG1201H IDT-ICS9FG1201H_11 Datasheet
243Kb / 23P
   Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
logo
Renesas Technology Corp
ICS9FG1200D-1 RENESAS-ICS9FG1200D-1 Datasheet
350Kb / 24P
   Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD
2019
9FG1901H RENESAS-9FG1901H Datasheet
340Kb / 19P
   Frequency Gearing Clock for CPU, PCIe Gen1 & FBD
02/02/10
logo
Integrated Device Techn...
9FG1901H IDT-9FG1901H Datasheet
194Kb / 18P
   Frequency Gearing Clock for CPU, PCIe Gen1 & FBD
ICS9FG1201H IDT-ICS9FG1201H Datasheet
264Kb / 21P
   Frequency Generator for CPU, PCIe Gen1 & Fully Buffered DIMM Clocks
logo
Renesas Technology Corp
ICS9FG108E RENESAS-ICS9FG108E Datasheet
450Kb / 20P
   FREQUENCY GENERATOR FOR CPU, QPI, FBD, PCIE GEN1/2 & SATA
2019
logo
Integrated Device Techn...
ICS9DB102 IDT-ICS9DB102_10 Datasheet
187Kb / 13P
   Two Output Differential Buffer for PCIe Gen1 & Gen2
logo
Texas Instruments
LMK00334 TI1-LMK00334_14 Datasheet
2Mb / 31P
[Old version datasheet]   Four-Output PCIe/Gen1/Gen2/Gen3 Clock Buffer/Level Translator
logo
Renesas Technology Corp
ICS9DB102 RENESAS-ICS9DB102 Datasheet
301Kb / 14P
   Two Output Differential Buffer for PCIe Gen1 & Gen2
2019
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com