Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W25Q64BVSFIP Datasheet(PDF) 9 Page - Winbond

Part # W25Q64BVSFIP
Description  64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W25Q64BVSFIP Datasheet(HTML) 9 Page - Winbond

Back Button W25Q64BVSFIP Datasheet HTML 5Page - Winbond W25Q64BVSFIP Datasheet HTML 6Page - Winbond W25Q64BVSFIP Datasheet HTML 7Page - Winbond W25Q64BVSFIP Datasheet HTML 8Page - Winbond W25Q64BVSFIP Datasheet HTML 9Page - Winbond W25Q64BVSFIP Datasheet HTML 10Page - Winbond W25Q64BVSFIP Datasheet HTML 11Page - Winbond W25Q64BVSFIP Datasheet HTML 12Page - Winbond W25Q64BVSFIP Datasheet HTML 13Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 61 page
background image
W25Q64BV
Publication Release Date: July 08, 2010
- 9 -
Revision E
8.1 Package Types
W25Q64BV is offered in an 8-pin plastic 208-mil width SOIC (package code SS) and 8x6-mm WSON
(package code ZE) as shown in figure 1a, and 1b, respectively. The 300-mil 8-pin PDIP is another option
of package selections (Figure 1c). The W25Q64BV is also offered in a 16-pin plastic 300-mil width SOIC
(package code SF) as shown in figure 1d. Package diagrams and dimensions are illustrated at the end of
this datasheet.
8.2 Chip Select (/CS)
The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is
deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When
deselected, the devices power consumption will be at standby levels unless an internal erase, program or
status register cycle is in progress. When /CS is brought low the device will be selected, power
consumption will increase to active levels and instructions can be written to and data read from the
device. After power-up, /CS must transition from high to low before a new instruction will be accepted.
The /CS input must track the VCC supply level at power-up (see “Write Protection” and figure 31). If
needed a pull-up resister on /CS can be used to accomplish this.
8.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)
The W25Q64BV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use
the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising
edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read
data or status from the device on the falling edge CLK.
Dual and Quad SPI instruction use the bidirectional IO pins to serially write instructions, addresses or
data to the device on the rising edge of CLK and read data or status from the device on the falling edge of
CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.
When QE=1 the /WP pin becomes IO2 and /HOLD pin becomes IO3.
8.4 Write Protect (/WP)
The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in
conjunction with the Status Register’s Block Protect (SEC, TB, BP2, BP1 and BP0) bits and Status
Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected. The /WP
pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /WP pin (Hardware Write
Protect) function is not available since this pin is used for IO2. See figure 1a, 1b, 1c and 1d for the pin
configuration of Quad I/O operation.
8.5 HOLD (/HOLD)
The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low,
while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored
(don’t care). When /HOLD is brought high, device operation can resume. The /HOLD function can be
useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the
QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is
used for IO3. See figure 1a-d for the pin configuration of Quad I/O operation.
8.6 Serial Clock (CLK)
The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI
Operations")


Similar Part No. - W25Q64BVSFIP

ManufacturerPart #DatasheetDescription
logo
Winbond
W25Q64CV WINBOND-W25Q64CV Datasheet
1Mb / 79P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CV WINBOND-W25Q64CV Datasheet
1Mb / 80P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVDAAG WINBOND-W25Q64CVDAAG Datasheet
1Mb / 79P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVDAAP WINBOND-W25Q64CVDAAP Datasheet
1Mb / 79P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVDAIG WINBOND-W25Q64CVDAIG Datasheet
1Mb / 79P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
More results

Similar Description - W25Q64BVSFIP

ManufacturerPart #DatasheetDescription
logo
Winbond
W25Q64CV WINBOND-W25Q64CV_13 Datasheet
1Mb / 80P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CV WINBOND-W25Q64CV Datasheet
1Mb / 79P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
logo
Shenzhen Huazhimei Semi...
HM25Q64A HMSEMI-HM25Q64A Datasheet
13Mb / 76P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL, QUAD SPI
logo
Winbond
W25Q64DW WINBOND-W25Q64DW Datasheet
1Mb / 82P
   1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64DW WINBOND-W25Q64DW_12 Datasheet
1Mb / 82P
   1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FV WINBOND-W25Q64FV_V01 Datasheet
1Mb / 92P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
July 18, 2017
W25Q64FV WINBOND-W25Q64FV_13 Datasheet
1Mb / 89P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FW WINBOND-W25Q64FW Datasheet
2Mb / 94P
   1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FVZPIG WINBOND-W25Q64FVZPIG Datasheet
1Mb / 88P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FV WINBOND-W25Q64FV Datasheet
1Mb / 89P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com