GS9090A_10 datasheet(9/73 Pages) GENNUM

Part #	GS9090A

Description	GenLINX III 270Mb/s Deserializer

Download	73 Pages

Scroll/Zoom	100%

Manufacturer	GENNUM [Gennum Corporation]

Direct Link	http://www.gennum.com

Logo

9 / 73 page

GS9090A GenLINX® III 270Mb/s Deserializer

Data Sheet

34714 - 7

May 2010

9 of 73

23, 25, 26, 27

STAT[0:3]

Synchronous

with PCLK or

RD_CLK

Output

MULTI FUNCTION I/O PORT

Signal levels are LVCMOS / LVTTL compatible.

Programmable multi-function outputs. By programming the bits is

the IO_CONFIG register, each pin can output one of the following

signals:

•H

•V

•F

•FIFO_LD

•ANC_DETECT

• EDH_DETECT

• FIFO_FULL

• FIFO_EMPTY

These pins are set to certain default values depending on the

configuration of the device and the internal FIFO mode selected.

See Programmable Multi-Function Outputs on page 57 for details.

24, 28, 42

IO_GND

Non

Synchronous

Input

Power

Ground connection for digital I/O. Connect to GND.

30

RD_CLK

–

Input

FIFO READ CLOCK

Signal levels are LVCMOS / LVTTL compatible.

The application layer clocks the parallel data out of the FIFO on the

rising edge of RD_CLK.

31

RD_RESET

Synchronous

with RD_CLK

Input

FIFO READ RESET

Signal levels are LVCMOS / LVTTL compatible.

Valid input only when the device is in SMPTE mode (SMPTE_BYPASS

= HIGH and DVB-ASI = LOW), and the internal FIFO is configured

for video mode (Video Mode on page 47).

A HIGH to LOW transition will reset the FIFO pointer to address

zero of the memory.

32 - 41

DOUT[0:9]

Synchronous

with RD_CLK

or PCLK

Output

PARALLEL VIDEO DATA BUS

Signal levels are LVCMOS / LVTTL compatible.

When the internal FIFO is enabled and configured for either video

mode or DVB-ASI mode, parallel data will be clocked out of the

device on the rising edge of RD_CLK.

When the internal FIFO is in bypass mode, parallel data will be

clocked out of the device on the rising edge of PCLK.

DOUT9 is the MSB and DOUT0 is the LSB.

44

PCLK

–

Output

PIXEL CLOCK OUTPUT

Signal levels are LVCMOS / LVTTL compatible.

27MHz parallel clock output.

Table 1-1: Pin Descriptions (Continued)

Pin Number

Name

Timing

Type

Description

Similar Part No. - GS9090A_10

Manufacturer	Part #	Datasheet	Description
Gennum Corporation	GS9090ACNE3	1Mb / 69P	GS9090A GenLINX-R III 270Mb/s Deserializer for SDI

More results

Similar Description - GS9090A_10

Manufacturer	Part #	Datasheet	Description
Gennum Corporation	GS9090B	1Mb / 72P	GenLINX III 270Mb/s Deserializer for SDI
	GS9090A	1Mb / 69P	GS9090A GenLINX-R III 270Mb/s Deserializer for SDI
	GS9090	1Mb / 70P	GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
	GS9090B	1Mb / 71P	GenLINX짰 III 270Mb/s Deserializer for SDI
	GS9091B	1Mb / 71P	GenLINX II 270Mb/s Deserializer for SDI and DVB-ASI
	GS9092A	1Mb / 63P	GenLINX III 270Mb/s Serializer for SDI and DVB-ASI
Semtech Corporation	GS9090B	1Mb / 72P	270Mb/s Deserializer for SDI
Gennum Corporation	GS9092A	1Mb / 59P	GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
Gennum Corporation	GS9092	1Mb / 58P	GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
Semtech Corporation	GS9091B	4Mb / 73P	270Mb/s Deserializer for SDI and DVB-ASI

More results

GS9090A Datasheet(PDF) 9 Page - Gennum Corporation

GS9090A Datasheet(HTML) 9 Page - Gennum Corporation

Similar Part No. - GS9090A_10

Similar Description - GS9090A_10

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL