TUSB8040

SLLSE42F

– SEPTEMBER 2010 – REVISED OCTOBER 2011

www.ti.com

List of Tables

2-1

Clock and Reset Signals

........................................................................................................ 10

2-2

USB Upstream Signals

.......................................................................................................... 10

2-3

USB Downstream Signals

....................................................................................................... 11

2-4

I

.............................................................................................................. 14

2-5

Test and Miscellaneous Signals

................................................................................................ 14

2-6

Power Signals

.................................................................................................................... 16

3-1

TUSB8040 Register Map

........................................................................................................ 17

3-2

Register Offset 0h

................................................................................................................ 18

3-3

Bit Descriptions

– ROM Signature Register

.................................................................................. 18

3-4

Register Offset 1h

................................................................................................................ 18

3-5

Bit Descriptions

– Vendor ID LSB Register

.................................................................................. 18

3-6

Register Offset 2h

................................................................................................................ 18

3-7

Bit Descriptions

– Vendor ID MSB Register

................................................................................. 18

3-8

Register Offset 3h

................................................................................................................ 19

3-9

Bit Descriptions

– Product ID MSB Register

................................................................................. 19

3-10

Register Offset 4h

................................................................................................................ 19

3-11

Bit Descriptions

– Product ID MSB Register

................................................................................. 19

3-12

Register Offset 5h

................................................................................................................ 19

3-13

Bit Descriptions

– Device Configuration Register

........................................................................... 19

3-14

Register Offset 6h

................................................................................................................ 20

3-15

Bit Descriptions

– Battery Charging Support Register

...................................................................... 20

3-16

Register Offset 7h

................................................................................................................ 21

3-17

Bit Descriptions

– Device Removable Configuration Register

............................................................. 21

3-18

Register Offset 8h

................................................................................................................ 21

3-19

Bit Descriptions

– Port Used Configuration Register

....................................................................... 21

3-20

Register Offset 20h

.............................................................................................................. 22

3-21

Bit Descriptions

– Language ID LSB Register

............................................................................... 22

3-22

Register Offset 21h

.............................................................................................................. 22

3-23

Bit Descriptions

– Language ID LSB Register

............................................................................... 22

3-24

Register Offset 22h

.............................................................................................................. 22

3-25

Bit Descriptions

– Serial Number String Length Register

.................................................................. 22

3-26

Register Offset 23h

.............................................................................................................. 23

3-27

Bit Descriptions

– Manufacturer String Length Register

................................................................... 23

3-28

Register Offset 24h

.............................................................................................................. 23

3-29

Bit Descriptions

– Product String Length Register

.......................................................................... 23

3-30

Register Offset 30h-4Fh

......................................................................................................... 23

3-31

Bit Descriptions

– Serial Number Byte N Register

.......................................................................... 23

3-32

Register Offset 50h-8Fh

......................................................................................................... 24

3-33

Bit Descriptions

– Manufacturer String Register

............................................................................ 24

3-34

Register Offset 90h-CFh

........................................................................................................ 24

3-35

Bit Descriptions

– Product String Register

................................................................................... 24

3-36

Register Offset F8h

.............................................................................................................. 24

3-37

Bit Descriptions

– Device Status and Command Register

................................................................. 24

4

List of Tables

Copyright

© 2010–2011, Texas Instruments Incorporated