Electronic Components Datasheet Search |
|
MAX31723 Datasheet(PDF) 3 Page - Maxim Integrated Products |
|
MAX31723 Datasheet(HTML) 3 Page - Maxim Integrated Products |
3 / 15 page Digital Thermometers and Thermostats with SPI/3-Wire Interface 3 AC ELECTRICAL CHARACTERISTICS: 3-WIRE INTERFACE (VDD = 1.7V to 3.7V, TJ = -55NC to +125NC, unless otherwise noted.) (Figures 1, 2) AC ELECTRICAL CHARACTERISTICS: SPI INTERFACE (VDD = 1.7V to 3.7V, TJ = -55NC to +125NC, unless otherwise noted.) (Figures 3, 4) AC ELECTRICAL CHARACTERISTICS: EEPROM (VDD = 1.7V to 3.7V, TJ = -55NC to +125NC, unless otherwise noted.) Note 1: All voltages are referenced to ground. Currents entering the IC are specified positive, and currents exiting the IC are negative. Note 2: Logic 0 voltages are specified at a sink current of 3mA. Note 3: Logic 1 voltages are specified at a source current of 1mA. Note 4: ICC specified with SCLK = VDD and CE = GND. Note 5: Measured at VIH = 0.7V x VDD or VIL = 0.3 x VDD and 10ms maximum rise and fall times. Note 6: Measured with 50pF load. Note 7: Measured at VOH = 0.7 x VDD or VOL = 0.3 x VDD. Measured from the 50% point of SCLK to the VOH minimum of SDO. Note 8: VDD must be > 2.0V during EEPROM write cycles. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Data to SCLK Setup tDC (Notes 5, 6) 35 ns SCLK to Data Hold tCDH (Notes 5, 6) 35 ns SCLK to Data Valid tCDD (Notes 5, 6, 7) 80 ns SCLK Low Time tCL (Note 6) 100 ns SCLK High Time tCH (Note 6) 100 ns SCLK Frequency tCLK (Note 6) DC 5.0 MHz SCLK Rise and Fall tR, tF 200 ns CE to SCLK Setup tCC (Note 6) 400 ns SCLK to CE Hold tCCH (Note 6) 100 ns CE Inactive Time tCWH (Note 6) 400 ns CE to Output High-Z tCDZ (Notes 5, 6) 40 ns PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS EEPROM Write Cycle Time tWR -40NC to +85NC (Note 8) 15 ms EEPROM Write Endurance NEEWR -40NC P TA P +85NC (Note 8) 20,000 Cycles TA = +25NC (Note 8) 80,000 PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Data to SCLK Setup tDC (Notes 5, 6) 35 ns SCLK to Data Hold tCDH (Notes 5, 6) 35 ns SCLK to Data Valid tCDD (Notes 5, 6, 7) 80 ns SCLK Low Time tCL (Note 6) 100 ns SCLK High Time tCH (Note 6) 100 ns SCLK Frequency tCLK (Note 6) DC 5.0 MHz SCLK Rise and Fall tR, tF 200 ns CE to SCLK Setup tCC (Note 6) 400 ns SCLK to CE Hold tCCH (Note 6) 100 ns CE Inactive Time tCWH (Note 6) 400 ns CE to Output High-Z tCDZ (Notes 5, 6) 40 ns SCLK to Output High-Z tCCZ (Notes 5, 6) 40 ns |
Similar Part No. - MAX31723 |
|
Similar Description - MAX31723 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |