Electronic Components Datasheet Search |
|
MSP430G2233IPW20R Datasheet(PDF) 11 Page - Texas Instruments |
|
|
MSP430G2233IPW20R Datasheet(HTML) 11 Page - Texas Instruments |
11 / 63 page MSP430G2x33 MSP430G2x03 www.ti.com SLAS734A – APRIL 2011 – REVISED MAY 2011 Memory Organization Table 8. Memory Organization MSP430G2233 MSP430G2333 MSP430G2433 MSP430G2533 MSP430G2203 MSP430G2303 MSP430G2403 Memory Size 2kB 4kB 8kB 16kB Main: interrupt vector Flash 0xFFFF to 0xFFC0 0xFFFF to 0xFFC0 0xFFFF to 0xFFC0 0xFFFF to 0xFFC0 Main: code memory Flash 0xFFFF to 0xF800 0xFFFF to 0xF000 0xFFFF to 0xE000 0xFFFF to 0xC000 Information memory Size 256 Byte 256 Byte 256 Byte 256 Byte Flash 010FFh to 01000h 010FFh to 01000h 010FFh to 01000h 010FFh to 01000h RAM Size 256 Byte 256 Byte 512 Byte 512 Byte 0x02FF to 0x0200 0x02FF to 0x0200 0x03FF to 0x0200 0x03FF to 0x0200 Peripherals 16-bit 01FFh to 0100h 01FFh to 0100h 01FFh to 0100h 01FFh to 0100h 8-bit 0FFh to 010h 0FFh to 010h 0FFh to 010h 0FFh to 010h 8-bit SFR 0Fh to 00h 0Fh to 00h 0Fh to 00h 0Fh to 00h Bootstrap Loader (BSL) The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User 's Guide (SLAU319). Table 9. BSL Function Pins 20-PIN PW PACKAGE BSL FUNCTION 28-PIN PACKAGE PW 32-PIN PACKAGE RHB 20-PIN N PACKAGE Data transmit 3 - P1.1 3 - P1.1 1 - P1.1 Data receive 7 - P1.5 7 - P1.5 5 - P1.5 Flash Memory The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include: • Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size. • Segments 0 to n may be erased in one step, or each segment may be individually erased. • Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called information memory. • Segment A contains calibration data. After reset segment A is protected against programming and erasing. It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required. Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 11 |
Similar Part No. - MSP430G2233IPW20R |
|
Similar Description - MSP430G2233IPW20R |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |