 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
V62-08631-01XE Datasheet(PDF) 6 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
V62-08631-01XE Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 80 page  General-Purpose Register Program Counter Stack Pointer Status Register Constant Generator General-Purpose Register General-Purpose Register General-Purpose Register PC/R0 SP/R1 SR/CG1/R2 CG2/R3 R4 R5 R12 R13 General-Purpose Register General-Purpose Register R6 R7 General-Purpose Register General-Purpose Register R8 R9 General-Purpose Register General-Purpose Register R10 R11 General-Purpose Register General-Purpose Register R14 R15 MSP430F2274-EP SLAS614D – SEPTEMBER 2008 – REVISED MAY 2011 www.ti.com SHORT-FORM DESCRIPTION CPU The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand. The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock. Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers. Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions. Instruction Set The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 2 shows examples of the three types of instruction formats; the address modes are listed in Table 3. Table 2. Instruction Word Formats Dual operands, source-destination e.g., ADD R4,R5 R4 + R5 → R5 Single operands, destination only e.g., CALL R8 PC → (TOS), R8 → PC Relative jump, un/conditional e.g., JNE Jump-on-equal bit = 0 Table 3. Address Mode Descriptions ADDRESS MODE S(1) D(2) SYNTAX EXAMPLE OPERATION Register • • MOV Rs,Rd MOV R10,R11 R10 → R11 Indexed • • MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5) → M(6+R6) Symbolic (PC relative) • • MOV EDE,TONI M(EDE) → M(TONI) Absolute • • MOV &MEM,&TCDAT M(MEM) → M(TCDAT) Indirect • MOV @Rn,Y(Rm) MOV @R10,Tab(R6) M(R10) → M(Tab+R6) M(R10) → R11 Indirect autoincrement • MOV @Rn+,Rm MOV @R10+,R11 R10 + 2 → R10 Immediate • MOV #X,TONI MOV #45,TONI #45 → M(TONI) (1) S = source (2) D = destination 6 Copyright © 2008–2011, Texas Instruments Incorporated |
Similar Part No. - V62-08631-01XE |
|
Similar Description - V62-08631-01XE |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
