Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY23EP09 Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY23EP09
Description  2.5 V or 3.3 V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY23EP09 Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY23EP09_11 Datasheet HTML 1Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 2Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 3Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 4Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 5Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 6Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 7Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 8Page - Cypress Semiconductor CY23EP09_11 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
CY23EP09
Document #: 38-07760 Rev. *C
Page 4 of 17
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay
between the input and output. Since the CLKOUT pin is the
internal feedback to the PLL, its relative loading can adjust the
input-output delay.
The output driving the CLKOUT pin will be driving a total load of
5 pF plus any additional load externally connected to this pin. For
applications requiring zero input-output delay, the total load on
each output pin (including CLKOUT) must be the same. If
input-output delay adjustments are required, the CLKOUT load
may be changed to vary the delay between the REF input and
remaining outputs.
For zero output-output skew, be sure to load all outputs equally.
For further information refer to the application note entitled
“CY2305 and CY2309 as PCI and SDRAM Buffers”.
Notes
1. Weak pull-down.
2. Weak pull-down on all outputs.
3. Weak pull-ups on these inputs.
4. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.
Pin Definition
Pin
Signal
Description
1REF[1]
Input reference frequency
2
CLKA1[2]
Buffered clock output, Bank A
3
CLKA2[2]
Buffered clock output, Bank A
4VDD
3.3 V or 2.5 V supply
5
GND
Ground
6
CLKB1[2]
Buffered clock output, Bank B
7
CLKB2[2]
Buffered clock output, Bank B
8S2[3]
Select input, bit 2
9S1[3]
Select input, bit 1
10
CLKB3[2]
Buffered clock output, Bank B
11
CLKB4[2]
Buffered clock output, Bank B
12
GND
Ground
13
VDD
3.3 V or 2.5 V supply
14
CLKA3[2]
Buffered clock output, Bank A
15
CLKA4[2]
Buffered clock output, Bank A
16
CLKOUT[2]
Buffered output, internal feedback on this pin
Select Input Decoding
S2
S1
CLOCK A1–A4
CLOCK B1–B4
CLKOUT[4]
Output Source
PLL Shutdown
0
0
Three-state
Three-state
Driven
PLL
N
0
1
Driven
Three-state
Driven
PLL
N
1
0
Driven
Driven
Driven
Reference
Y
1
1
Driven
Driven
Driven
PLL
N
[+] Feedback


Similar Part No. - CY23EP09_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY23EP09SXC-1 CYPRESS-CY23EP09SXC-1 Datasheet
355Kb / 13P
   2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY23EP09SXC-1H CYPRESS-CY23EP09SXC-1H Datasheet
355Kb / 13P
   2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY23EP09SXC-1HT CYPRESS-CY23EP09SXC-1HT Datasheet
355Kb / 13P
   2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY23EP09SXC-1T CYPRESS-CY23EP09SXC-1T Datasheet
355Kb / 13P
   2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY23EP09SXI-1 CYPRESS-CY23EP09SXI-1 Datasheet
355Kb / 13P
   2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
More results

Similar Description - CY23EP09_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY23EP05 CYPRESS-CY23EP05_11 Datasheet
626Kb / 15P
   2.5 V or 3.3 V,10-220-MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP09 CYPRESS-CY23EP09 Datasheet
355Kb / 13P
   2.5V or 3.3V, 10-220 MHz, Low Jitter, 9-Output Zero Delay Buffer
CY29352 CYPRESS-CY29352_11 Datasheet
443Kb / 10P
   2.5 V or 3.3 V, 200 MHz, 11 Output Zero Delay Buffer
CY29352 CYPRESS-CY29352_12 Datasheet
443Kb / 10P
   2.5 V or 3.3 V, 200 MHz, 11 Output Zero Delay Buffer
CY23EP05 CYPRESS-CY23EP05 Datasheet
392Kb / 12P
   2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23FS08 CYPRESS-CY23FS08_12 Datasheet
456Kb / 15P
   Failsafe??2.5 V/3.3 V Zero Delay Buffer
CY23FS04-3 CYPRESS-CY23FS04-3 Datasheet
458Kb / 13P
   Failsafe??2.5 V/3.3 V Zero Delay Buffer
CY23FS08 CYPRESS-CY23FS08_11 Datasheet
456Kb / 15P
   Failsafe??2.5 V/3.3 V Zero Delay Buffer
CY29972 CYPRESS-CY29972_12 Datasheet
425Kb / 13P
   3.3 V, 125-MHz Multi-Output Zero Delay Buffer
CY29973 CYPRESS-CY29973_11 Datasheet
438Kb / 10P
   3.3 V 125 MHz Multi-Output Zero Delay Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com