Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14C101Q Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY14C101Q
Description  1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data retention: 20 years at 85 째C
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14C101Q Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY14C101Q Datasheet HTML 1Page - Cypress Semiconductor CY14C101Q Datasheet HTML 2Page - Cypress Semiconductor CY14C101Q Datasheet HTML 3Page - Cypress Semiconductor CY14C101Q Datasheet HTML 4Page - Cypress Semiconductor CY14C101Q Datasheet HTML 5Page - Cypress Semiconductor CY14C101Q Datasheet HTML 6Page - Cypress Semiconductor CY14C101Q Datasheet HTML 7Page - Cypress Semiconductor CY14C101Q Datasheet HTML 8Page - Cypress Semiconductor CY14C101Q Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 34 page
background image
CY14C101Q
CY14B101Q, CY14E101Q
Document #: 001-54393 Rev. *F
Page 4 of 34
Device Operation
CY14X101Q is a 1-Mbit serial (SPI) nvSRAM memory with a
nonvolatile element in each memory cell. All the reads and writes
to nvSRAM happen to the SRAM, which gives nvSRAM the
unique capability to handle infinite writes to the memory. The
data in SRAM is secured by a STORE sequence which transfers
the data in parallel to the nonvolatile QuantumTrap cells. A small
capacitor (VCAP) is used to AutoStore the SRAM data in
nonvolatile cells when power goes down providing power-down
data security. The QuantumTrap nonvolatile elements built in the
reliable SONOS technology make nvSRAM the ideal choice for
secure data storage.
The 1-Mbit memory array is organized as 128 K words × 8 bits.
The memory can be accessed through a standard SPI interface
that enables very high clock speeds up to 40 MHz with zero cycle
delay read and write cycles. This nvSRAM chip also supports
104 MHz SPI access speed with a special instruction for read
operation. This device supports SPI modes 0 and 3 (CPOL,
CPHA = 0, 0 and 1, 1) and operates as SPI slave. The device is
enabled using the Chip Select (CS) pin and accessed through
Serial Input (SI), Serial Output (SO), and Serial Clock (SCK)
pins.
This device provides the feature for hardware and software write
protection through the WP pin and WRDI instruction respectively
along with mechanisms for block write protection (1/4, 1/2, or full
array) using BP0 and BP1 pins in the Status Register. Further,
the HOLD pin is used to suspend any serial communication
without resetting the serial sequence.
CY14X101Q uses the standard SPI opcodes for memory
access. In addition to the general SPI instructions for read and
write, it provides four special instructions that allow access to
four nvSRAM specific functions: STORE, RECALL, AutoStore
Disable (ASDISB), and AutoStore Enable (ASENB).
The major benefit of nvSRAM over serial EEPROMs is that all
reads and writes to nvSRAM are performed at the speed of SPI
bus with zero cycle delay. Therefore, no wait time is required
after any of the memory accesses. The STORE and RECALL
operations need finite time to complete and all memory accesses
are inhibited during this time. While a STORE or RECALL
operation is in progress, the busy status of the device is indicated
by the Hardware STORE Busy (HSB) pin and also reflected on
the RDY bit of the Status Register.
The device is available in three different pin configurations that
enable you to choose a part which fits in best in their application.
The feature summary is given in Table 1.
SRAM Write
All writes to nvSRAM are carried out on the SRAM and do not
use up any endurance cycles of the nonvolatile memory. This
allows you to perform infinite write operations. A write cycle is
performed
through
the
WRITE
instruction.
The
WRITE
instruction is issued through the SI pin of the nvSRAM and
consists of the WRITE opcode, three bytes of address, and one
byte of data. Write to nvSRAM is done at SPI bus speed with zero
cycle delay.
The device allows burst mode writes to be performed through
SPI. This enables write operations on consecutive addresses
without issuing a new WRITE instruction. When the last address
in memory is reached in burst mode, the address rolls over to
0x00000 and the device continues to write.
The SPI write cycle sequence is defined explicitly in the Memory
Access section of SPI Protocol Description.
SRAM Read
A read cycle is performed at the SPI bus speed. The data is read
out with zero cycle delay after the READ instruction is executed.
READ instruction can be used upto 40 MHz clock speed. The
READ instruction is issued through the SI pin of the nvSRAM and
consists of the READ opcode and three bytes of address. The
data is read out on the SO pin.
A speed higher than 40 MHz (up to 104 MHz) requires
FAST_READ instruction. The FAST_READ instruction is issued
through the SI pin of the nvSRAM and consists of the
FAST_READ opcode, three bytes of address, and one dummy
byte. The data is read out on the SO pin.
This device allows burst mode reads to be performed through
SPI. This enables reads on consecutive addresses without
issuing a new READ instruction. When the last address in
memory is reached in burst mode read, the address rolls over to
0x00000 and the device continues to read.
The SPI read cycle sequence is defined explicitly in the Memory
Access section of SPI Protocol Description.
Table 1. Feature Summary
Feature
CY14X101Q1A CY14X101Q2A CY14X101Q3A
WP
Yes
No
Yes
VCAP
No
Yes
Yes
HSB
No
No
Yes
AutoStore
No
Yes
Yes
Power-Up
RECALL
Yes
Yes
Yes
Hardware
STORE
No
No
Yes
Software
STORE
Yes
Yes
Yes


Similar Part No. - CY14C101Q

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14C101Q CYPRESS-CY14C101Q_12 Datasheet
1Mb / 33P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM
More results

Similar Description - CY14C101Q

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101Q1 CYPRESS-CY14B101Q1_13 Datasheet
1Mb / 27P
   1-Mbit (128 K x 8) Serial SPI nvSRAM
CY14C101Q CYPRESS-CY14C101Q_12 Datasheet
1Mb / 33P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM
CY14V101Q3 CYPRESS-CY14V101Q3 Datasheet
1Mb / 24P
   1 Mbit (128 K 횞 8) Serial SPI nvSRAM
CY14C101J CYPRESS-CY14C101J_13 Datasheet
1Mb / 31P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_13 Datasheet
1Mb / 43P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101PA_1107 CYPRESS-CY14B101PA_1107 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_11 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14C101J CYPRESS-CY14C101J Datasheet
1Mb / 32P
   1 Mbit (128 K 횞 8) Serial (I2C) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com