CY8C3866LTI-068 datasheet(8/130 Pages) CYPRESS

Part #	CY8C3866LTI-068

Description	Programmable System-on-Chip (PSoC) Multiply and divide instructions

Download	130 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

8 / 130 page

PSoC® 3: CY8C38 Family

Data Sheet

Document Number: 001-11729 Rev. *S

Page 8 of 130

Figure 2-4. 100-pin TQFP Part Pinout

Figure 2-5 and Figure 2-6 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog

performance on a two-layer board.

The two pins labeled Vddd must be connected together.

The two pins labeled Vccd must be connected together, with capacitance added, as shown in Figure 2-5 and Power System on

page 29. The trace between the two Vccd pins should be as short as possible.

The two pins labeled Vssd must be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note, AN57821 - Mixed Signal Circuit Board

Layout Considerations for PSoC® 3 and PSoC 5.

TQFP

(GPIO) P2[5]

(GPIO) P2[6]

(GPIO) P2[7]

(I2C0: SCL, SIO) P12[4]

(I2C0: SDA, SIO) P12[5]

(GPIO) P6[4]

(GPIO) P6[5]

(GPIO) P6[6]

(GPIO) P6[7]

Vssb

Ind

Vboost

Vbat

Vssd

XRES

(GPIO) P5[0]

(GPIO) P5[1]

(GPIO) P5[2]

(GPIO) P5[3]

(TMS, SWDIO, GPIO) P1[0]

(TCK, SWDCK, GPIO) P1[1]

(configurable XRES, GPIO) P1[2]

(TDO, SWV, GPIO) P1[3]

(TDI, GPIO) P1[4]

(nTRST, GPIO) P1[5]

Vddio0

P0[3] (GPIO, OpAmp0-/Extref0)

P0[2] (GPIO, OpAmp0+)

P0[1] (GPIO, OpAmp0out)

P0[0] (GPIO, OpAmp2out)

P4[1] (GPIO)

P4[0] (GPIO)

P12[3] (SIO)

P12[2] (SIO)

Vssd

Vdda

Vssa

Vcca

NC

P15[3] (GPIO, kHz XTAL: Xi)

P15[2] (GPIO, kHz XTAL: Xo)

P12[1] (SIO, I2C1: SDA)

P12[0] (SIO, I2C1: SCL)

P3[7] (GPIO, OpAmp3out)

P3[6] (GPIO, OpAmp1out)

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

1

2

3

4

5

6

7

8

9

Lines show Vddio

to I/O supply

association

Note

11. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

[+] Feedback

Similar Part No. - CY8C3866LTI-068

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY8C3866LTI-068	3Mb / 100P	Programmable System-on-Chip (PSoC)
Cypress Semiconductor	CY8C3866LTI-068	4Mb / 129P	Programmable System-on-Chip (PSoC짰)

More results

Similar Description - CY8C3866LTI-068

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY8C36_1105	4Mb / 126P	Programmable System-on-Chip (PSoC) Multiply and divide instructions
	CY8C21345	945Kb / 35P	PSoC Programmable System-on-Chip
	CY8C29466	1Mb / 46P	PSoC Programmable System-on-Chip
	CY8C27143	1Mb / 53P	PSoC Programmable System-on-Chip
	CY8C34	3Mb / 99P	Programmable System-on-Chip (PSoC)
	CY8C52	2Mb / 85P	Programmable System-on-Chip (PSoC)
	PSOC4100S	733Kb / 42P	Programmable System-on-Chip (PSoC)
	CY8C21123	968Kb / 36P	PSoC Programmable System-on-Chip
	CY8C36	2Mb / 99P	Programmable System-on-Chip (PSoC)
	CY8C54	2Mb / 93P	Programmable System-on-Chip (PSoC)

More results

CY8C3866LTI-068 Datasheet(PDF) 8 Page - Cypress Semiconductor

CY8C3866LTI-068 Datasheet(HTML) 8 Page - Cypress Semiconductor

Similar Part No. - CY8C3866LTI-068

Similar Description - CY8C3866LTI-068

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL